fix: add spi_flash.h for s2, s3, c3 targets in cpu_start.c
update s2, s3, c3 ld files spi_flash_attach to esp_rom_spiflash_attach
This commit is contained in:
@@ -120,7 +120,7 @@ PROVIDE( esp_rom_spiflash_config_readmode = 0x40000154 );
|
||||
PROVIDE( esp_rom_spiflash_read_status = 0x40000158 );
|
||||
PROVIDE( esp_rom_spiflash_read_statushigh = 0x4000015c );
|
||||
PROVIDE( esp_rom_spiflash_write_status = 0x40000160 );
|
||||
PROVIDE( spi_flash_attach = 0x40000164 );
|
||||
PROVIDE( esp_rom_spiflash_attach = 0x40000164 );
|
||||
PROVIDE( spi_flash_get_chip_size = 0x40000168 );
|
||||
PROVIDE( spi_flash_guard_set = 0x4000016c );
|
||||
PROVIDE( spi_flash_guard_get = 0x40000170 );
|
||||
|
||||
@@ -611,7 +611,7 @@ PROVIDE ( SPIEraseArea = 0x40017470 );
|
||||
PROVIDE ( SPIEraseBlock = 0x4001710c );
|
||||
PROVIDE ( SPIEraseChip = 0x400170ec );
|
||||
PROVIDE ( SPIEraseSector = 0x4001716c );
|
||||
PROVIDE ( spi_flash_attach = 0x40017004 );
|
||||
PROVIDE ( esp_rom_spiflash_attach = 0x40017004 );
|
||||
PROVIDE ( spi_flash_boot_attach = 0x40016fc0 );
|
||||
PROVIDE ( spi_flash_check_suspend_cb = 0x3ffffd58 );
|
||||
PROVIDE ( SPI_flashchip_data = 0x3ffffd3c );
|
||||
|
||||
@@ -1954,7 +1954,7 @@ PROVIDE ( spi_cache_mode_switch = 0x4004d9f0 );
|
||||
PROVIDE ( spi_common_set_dummy_output = 0x4004dcac );
|
||||
PROVIDE ( spi_common_set_flash_cs_timing = 0x4004dbf8 );
|
||||
PROVIDE ( spi_dummy_len_fix = 0x4004cb30 );
|
||||
PROVIDE ( spi_flash_attach = 0x4004e100 );
|
||||
PROVIDE ( esp_rom_spiflash_attach = 0x4004e100 );
|
||||
PROVIDE ( spi_flash_boot_attach = 0x4004e0a0 );
|
||||
PROVIDE ( spi_flash_chip_gd_get_io_mode = 0x4004f248 );
|
||||
PROVIDE ( spi_flash_chip_gd_probe = 0x4004f1d8 );
|
||||
|
||||
Reference in New Issue
Block a user