feat(2ddma): ESP32P4 ECO5 2DDMA related updates
Added one more pair of 2DDMA channels Priority bit width increased corespondingly Added three new CSC modes for RX channel 0
This commit is contained in:
@@ -22,7 +22,7 @@
|
||||
// This tests the hardware capability of multiple 2D-DMA transactions running together, and the driver capbility of
|
||||
// transactions being send to a queue, and waiting for free channels becoming available, and being picked to start the
|
||||
// real hardware operation.
|
||||
#define M2M_TRANS_TIMES (8)
|
||||
#define M2M_TRANS_TIMES (12)
|
||||
|
||||
// Descriptor and buffer address and size should aligned to 64 bytes (the cacheline size alignment restriction) to be used by CPU
|
||||
|
||||
|
||||
Reference in New Issue
Block a user