 Jiang Jiang Jian
|
3c39b32195
|
Chip/support esp32c61 v5.5
|
2025-07-22 12:21:36 +08:00 |
|
|
morris
|
d8fa0886b0
|
Merge branch 'feat/c5_eco2_psram_timing_tuning_v5.5' into 'release/v5.5'
mspi: psram 80M timing tuning on C5 ECO2 (v5.5)
See merge request espressif/esp-idf!39345
|
2025-06-16 10:01:13 +08:00 |
|
|
Li Shuai
|
693a5393b2
|
change(unit-test): filter top domain power down check for some sleep test cases
|
2025-06-05 22:08:34 +08:00 |
|
|
armando
|
b977a13796
|
test(psram): re-enable 80M psram tests on C5 ECO2
|
2025-05-26 11:32:24 +08:00 |
|
|
Chen Jichang
|
d3dba7597d
|
feat(parlio_tx): support to mount bitscrambler
|
2025-05-12 10:27:14 +08:00 |
|
|
morris
|
31b6be0d2c
|
test(dma): only test 40MHz on esp32c5
|
2025-05-07 13:11:58 +08:00 |
|
|
Chen Jichang
|
6edf48d253
|
feat(parlio_tx): support cs signal on esp32c5 v1.0
|
2025-04-25 14:25:01 +08:00 |
|
|
morris
|
3fc566caf1
|
fix(parlio): reenable parlio rx driver cache safe test
|
2025-04-23 10:38:07 +08:00 |
|
|
Chen Jichang
|
487a306cdd
|
docs(parlio_tx): add programming guide
|
2025-04-03 11:28:13 +08:00 |
|
|
Chen Jichang
|
65074afc0d
|
feat(parlio_tx): support loop transmission
|
2025-03-21 16:49:45 +08:00 |
|
|
Chen Jichang
|
e3f27822ba
|
fix(parlio): fix non-free running test case
|
2025-03-07 17:14:18 +08:00 |
|
|
Igor Udot
|
3b41e2ce9a
|
Merge branch 'ci/pytest-mark-formatter' into 'master'
Ci/pytest mark formatter
Closes IDFCI-2662 and IDFCI-2651
See merge request espressif/esp-idf!35476
|
2025-03-05 15:43:48 +08:00 |
|
|
igor.udot
|
daf2d31008
|
test: format all test scripts
|
2025-03-05 12:08:48 +08:00 |
|
|
morris
|
15b7f99f1d
|
refactor(parlio): function placement distinguish from tx and rx driver
|
2025-03-03 11:00:59 +08:00 |
|
|
Chen Jichang
|
a07e67893b
|
fix(parlio): increase test case success ratio
|
2025-02-27 11:58:52 +08:00 |
|
|
Chen Jichang
|
4b3a2b2f8b
|
fix(parlio): fix rempty interrupt during resetting fifo
Move the fifo reset to after disabling the tx core clock.
And add external non-free running clock src test.
|
2025-01-23 17:54:00 +08:00 |
|
|
Chen Jichang
|
0c2c142134
|
fix(parlio_tx): add clock and fifo reset in disable function
|
2024-12-19 17:40:07 +08:00 |
|
|
Chen Jichang
|
e890b4bd7e
|
feat(lcd): support parlio lcd interface
|
2024-12-04 14:50:16 +08:00 |
|
|
Alexey Lapshin
|
888b5f7e8d
|
feat(newlib): add picolibc support
|
2024-12-02 21:35:56 +07:00 |
|
|
morris
|
b9a8180b17
|
test(parlio): dma can transmit PSRAM buffer
|
2024-11-18 14:37:00 +08:00 |
|
|
Chen Jichang
|
b6645acafe
|
feat(parlio): support sleep retention
|
2024-10-21 20:25:39 +08:00 |
|
|
Chen Jichang
|
e8de889cda
|
fix(parlio_rx): fix high failure rate of test with i2s input
|
2024-10-21 19:59:17 +08:00 |
|
|
Chen Jichang
|
cfdaf3b379
|
feat(parlio): refactor gpio mode config in parlio
|
2024-10-12 14:12:25 +08:00 |
|
|
laokaiyao
|
a616782218
|
fix(parlio): fix cache sync issue on P4
|
2024-07-19 10:33:55 +08:00 |
|
|
laokaiyao
|
cb22b8aaf7
|
ci(esp32c5): enable c5 target test
|
2024-07-02 16:45:49 +08:00 |
|
|
laokaiyao
|
b51fc7c390
|
ci(parlio_rx): enable target test for h2 and p4
|
2024-06-20 16:02:21 +08:00 |
|
|
laokaiyao
|
f301db44b8
|
feat(parlio): support parlio on C5
|
2024-06-20 14:28:37 +08:00 |
|
|
morris
|
dd46392a66
|
feat(ci): check LL functions not read write register by half word
|
2024-06-18 14:58:41 +08:00 |
|
|
morris
|
e5b7987e21
|
refactor(emac): use heap component API to allocate cached aligned DMA buffer
|
2024-06-02 22:19:46 +08:00 |
|
|
laokaiyao
|
627631429a
|
feat(parlio_rx): support parlio rx on p4
|
2024-05-10 16:55:46 +08:00 |
|
|
laokaiyao
|
baccc61482
|
refactor(parlio): make parlio driver as component
|
2024-01-04 14:12:42 +08:00 |
|