5558028870
not only the buffer address but also the buffer size should aligned to the cache line size
| Supported Targets | ESP32-C5 | ESP32-P4 |
|---|