503b917ca5
Due to internal memory being behind a cache on P4 we need to make sure we do cache write backs when manipulating IRAM over the dcache.