This website requires JavaScript.
Explore
Help
Sign In
pioduino
/
esp-idf
Watch
1
Star
0
Fork
0
You've already forked esp-idf
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
e72f7e7ec433dd2bce760f01ac7262bd87f49db8
esp-idf
/
components
/
soc
/
esp32
T
History
Angus Gratton
da27816314
Merge branch 'feat/add_efuse_cpu_freq_rating' into 'master'
...
efuse/add cpu freq rating See merge request
idf/esp-idf!1994
2018-03-29 05:59:52 +08:00
..
include
/soc
Merge branch 'feat/add_efuse_cpu_freq_rating' into 'master'
2018-03-29 05:59:52 +08:00
test
soc/rtc: run 32k XTAL startup test only in PSRAM config
2018-03-26 10:14:13 +08:00
cpu_util.c
esp_restart: fix possible race while stalling other CPU, enable WDT early
2017-10-26 19:53:53 +08:00
i2c_apll.h
soc: add source code of rtc_clk, rtc_pm
2017-04-11 15:45:54 +08:00
i2c_bbpll.h
soc: add source code of rtc_clk, rtc_pm
2017-04-11 15:45:54 +08:00
i2c_rtc_clk.h
soc: add source code of rtc_clk, rtc_pm
2017-04-11 15:45:54 +08:00
rtc_clk.c
Merge branch 'bugfix/rtc_clk_32k_bootstrap' into 'master'
2018-03-21 18:38:49 +08:00
rtc_init.c
esp_adc_cal/Add eFuse functionality
2018-02-13 21:22:48 +08:00
rtc_pm.c
soc: add source code of rtc_clk, rtc_pm
2017-04-11 15:45:54 +08:00
rtc_sleep.c
soc/rtc: add function to get/set VDDSDIO configuration
2017-11-03 15:49:09 +08:00
rtc_time.c
soc/rtc: add a function to wait for slow clock cycle
2017-10-26 19:53:53 +08:00
soc_log.h
soc: add source code of rtc_clk, rtc_pm
2017-04-11 15:45:54 +08:00
soc_memory_layout.c
Add logic to make external RAM usable with malloc()
2017-09-28 17:17:50 +08:00