1866 lines
85 KiB
C
1866 lines
85 KiB
C
/*
|
|
* Automatically generated file. DO NOT EDIT.
|
|
* Espressif IoT Development Framework (ESP-IDF) 5.5.2 Configuration Header
|
|
*/
|
|
#pragma once
|
|
#define CONFIG_SOC_ADC_SUPPORTED 1
|
|
#define CONFIG_SOC_ANA_CMPR_SUPPORTED 1
|
|
#define CONFIG_SOC_DEDICATED_GPIO_SUPPORTED 1
|
|
#define CONFIG_SOC_UART_SUPPORTED 1
|
|
#define CONFIG_SOC_UHCI_SUPPORTED 1
|
|
#define CONFIG_SOC_GDMA_SUPPORTED 1
|
|
#define CONFIG_SOC_AHB_GDMA_SUPPORTED 1
|
|
#define CONFIG_SOC_GPTIMER_SUPPORTED 1
|
|
#define CONFIG_SOC_PCNT_SUPPORTED 1
|
|
#define CONFIG_SOC_MCPWM_SUPPORTED 1
|
|
#define CONFIG_SOC_TWAI_SUPPORTED 1
|
|
#define CONFIG_SOC_ETM_SUPPORTED 1
|
|
#define CONFIG_SOC_PARLIO_SUPPORTED 1
|
|
#define CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED 1
|
|
#define CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED 1
|
|
#define CONFIG_SOC_TEMP_SENSOR_SUPPORTED 1
|
|
#define CONFIG_SOC_WIFI_SUPPORTED 1
|
|
#define CONFIG_SOC_SUPPORTS_SECURE_DL_MODE 1
|
|
#define CONFIG_SOC_LP_CORE_SUPPORTED 1
|
|
#define CONFIG_SOC_ULP_SUPPORTED 1
|
|
#define CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD 1
|
|
#define CONFIG_SOC_EFUSE_SUPPORTED 1
|
|
#define CONFIG_SOC_RTC_FAST_MEM_SUPPORTED 1
|
|
#define CONFIG_SOC_RTC_MEM_SUPPORTED 1
|
|
#define CONFIG_SOC_I2S_SUPPORTED 1
|
|
#define CONFIG_SOC_RMT_SUPPORTED 1
|
|
#define CONFIG_SOC_SDM_SUPPORTED 1
|
|
#define CONFIG_SOC_GPSPI_SUPPORTED 1
|
|
#define CONFIG_SOC_LEDC_SUPPORTED 1
|
|
#define CONFIG_SOC_I2C_SUPPORTED 1
|
|
#define CONFIG_SOC_SYSTIMER_SUPPORTED 1
|
|
#define CONFIG_SOC_SUPPORT_COEXISTENCE 1
|
|
#define CONFIG_SOC_AES_SUPPORTED 1
|
|
#define CONFIG_SOC_MPI_SUPPORTED 1
|
|
#define CONFIG_SOC_SHA_SUPPORTED 1
|
|
#define CONFIG_SOC_RSA_SUPPORTED 1
|
|
#define CONFIG_SOC_HMAC_SUPPORTED 1
|
|
#define CONFIG_SOC_DIG_SIGN_SUPPORTED 1
|
|
#define CONFIG_SOC_ECC_SUPPORTED 1
|
|
#define CONFIG_SOC_ECC_EXTENDED_MODES_SUPPORTED 1
|
|
#define CONFIG_SOC_FLASH_ENC_SUPPORTED 1
|
|
#define CONFIG_SOC_SECURE_BOOT_SUPPORTED 1
|
|
#define CONFIG_SOC_IEEE802154_SUPPORTED 1
|
|
#define CONFIG_SOC_BOD_SUPPORTED 1
|
|
#define CONFIG_SOC_APM_SUPPORTED 1
|
|
#define CONFIG_SOC_PMU_SUPPORTED 1
|
|
#define CONFIG_SOC_PMU_PVT_SUPPORTED 1
|
|
#define CONFIG_SOC_PAU_SUPPORTED 1
|
|
#define CONFIG_SOC_LP_TIMER_SUPPORTED 1
|
|
#define CONFIG_SOC_LP_AON_SUPPORTED 1
|
|
#define CONFIG_SOC_LP_PERIPHERALS_SUPPORTED 1
|
|
#define CONFIG_SOC_LP_I2C_SUPPORTED 1
|
|
#define CONFIG_SOC_ULP_LP_UART_SUPPORTED 1
|
|
#define CONFIG_SOC_CLK_TREE_SUPPORTED 1
|
|
#define CONFIG_SOC_ASSIST_DEBUG_SUPPORTED 1
|
|
#define CONFIG_SOC_WDT_SUPPORTED 1
|
|
#define CONFIG_SOC_SDIO_SLAVE_SUPPORTED 1
|
|
#define CONFIG_SOC_SPI_FLASH_SUPPORTED 1
|
|
#define CONFIG_SOC_ECDSA_SUPPORTED 1
|
|
#define CONFIG_SOC_RNG_SUPPORTED 1
|
|
#define CONFIG_SOC_KEY_MANAGER_SUPPORTED 1
|
|
#define CONFIG_SOC_HUK_SUPPORTED 1
|
|
#define CONFIG_SOC_MODEM_CLOCK_SUPPORTED 1
|
|
#define CONFIG_SOC_LIGHT_SLEEP_SUPPORTED 1
|
|
#define CONFIG_SOC_DEEP_SLEEP_SUPPORTED 1
|
|
#define CONFIG_SOC_PM_SUPPORTED 1
|
|
#define CONFIG_SOC_CLOCK_TREE_MANAGEMENT_SUPPORTED 1
|
|
#define CONFIG_SOC_SPIRAM_SUPPORTED 1
|
|
#define CONFIG_SOC_BT_SUPPORTED 1
|
|
#define CONFIG_SOC_PHY_SUPPORTED 1
|
|
#define CONFIG_SOC_BITSCRAMBLER_SUPPORTED 1
|
|
#define CONFIG_SOC_XTAL_SUPPORT_40M 1
|
|
#define CONFIG_SOC_XTAL_SUPPORT_48M 1
|
|
#define CONFIG_SOC_XTAL_CLOCK_PATH_DEPENDS_ON_TOP_DOMAIN 1
|
|
#define CONFIG_SOC_AES_SUPPORT_DMA 1
|
|
#define CONFIG_SOC_AES_GDMA 1
|
|
#define CONFIG_SOC_AES_SUPPORT_AES_128 1
|
|
#define CONFIG_SOC_AES_SUPPORT_AES_256 1
|
|
#define CONFIG_SOC_AES_SUPPORT_PSEUDO_ROUND_FUNCTION 1
|
|
#define CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED 1
|
|
#define CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED 1
|
|
#define CONFIG_SOC_ADC_MONITOR_SUPPORTED 1
|
|
#define CONFIG_SOC_ADC_DMA_SUPPORTED 1
|
|
#define CONFIG_SOC_ADC_PERIPH_NUM 1
|
|
#define CONFIG_SOC_ADC_MAX_CHANNEL_NUM 6
|
|
#define CONFIG_SOC_ADC_ATTEN_NUM 4
|
|
#define CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM 1
|
|
#define CONFIG_SOC_ADC_PATT_LEN_MAX 8
|
|
#define CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH 12
|
|
#define CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH 12
|
|
#define CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM 2
|
|
#define CONFIG_SOC_ADC_DIGI_MONITOR_NUM 2
|
|
#define CONFIG_SOC_ADC_DIGI_RESULT_BYTES 4
|
|
#define CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV 4
|
|
#define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH 83333
|
|
#define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW 611
|
|
#define CONFIG_SOC_ADC_RTC_MIN_BITWIDTH 12
|
|
#define CONFIG_SOC_ADC_RTC_MAX_BITWIDTH 12
|
|
#define CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED 1
|
|
#define CONFIG_SOC_ADC_CALIB_CHAN_COMPENS_SUPPORTED 1
|
|
#define CONFIG_SOC_ADC_TEMPERATURE_SHARE_INTR 1
|
|
#define CONFIG_SOC_ADC_SHARED_POWER 1
|
|
#define CONFIG_SOC_BROWNOUT_RESET_SUPPORTED 1
|
|
#define CONFIG_SOC_SHARED_IDCACHE_SUPPORTED 1
|
|
#define CONFIG_SOC_CACHE_WRITEBACK_SUPPORTED 1
|
|
#define CONFIG_SOC_CACHE_FREEZE_SUPPORTED 1
|
|
#define CONFIG_SOC_CPU_CORES_NUM 1
|
|
#define CONFIG_SOC_CPU_INTR_NUM 32
|
|
#define CONFIG_SOC_CPU_HAS_FLEXIBLE_INTC 1
|
|
#define CONFIG_SOC_CPU_SUPPORT_WFE 1
|
|
#define CONFIG_SOC_INT_CLIC_SUPPORTED 1
|
|
#define CONFIG_SOC_INT_HW_NESTED_SUPPORTED 1
|
|
#define CONFIG_SOC_BRANCH_PREDICTOR_SUPPORTED 1
|
|
#define CONFIG_SOC_CPU_BREAKPOINTS_NUM 3
|
|
#define CONFIG_SOC_CPU_WATCHPOINTS_NUM 3
|
|
#define CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE 0x100
|
|
#define CONFIG_SOC_CPU_HAS_PMA 1
|
|
#define CONFIG_SOC_CPU_IDRAM_SPLIT_USING_PMP 1
|
|
#define CONFIG_SOC_CPU_PMP_REGION_GRANULARITY 128
|
|
#define CONFIG_SOC_CPU_HAS_LOCKUP_RESET 1
|
|
#define CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN 3072
|
|
#define CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH 16
|
|
#define CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US 1100
|
|
#define CONFIG_SOC_DMA_CAN_ACCESS_FLASH 1
|
|
#define CONFIG_SOC_AHB_GDMA_VERSION 2
|
|
#define CONFIG_SOC_GDMA_NUM_GROUPS_MAX 1
|
|
#define CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX 3
|
|
#define CONFIG_SOC_GDMA_SUPPORT_ETM 1
|
|
#define CONFIG_SOC_GDMA_SUPPORT_SLEEP_RETENTION 1
|
|
#define CONFIG_SOC_AHB_GDMA_SUPPORT_PSRAM 1
|
|
#define CONFIG_SOC_GDMA_EXT_MEM_ENC_ALIGNMENT 16
|
|
#define CONFIG_SOC_ETM_GROUPS 1
|
|
#define CONFIG_SOC_ETM_CHANNELS_PER_GROUP 50
|
|
#define CONFIG_SOC_ETM_SUPPORT_SLEEP_RETENTION 1
|
|
#define CONFIG_SOC_GPIO_PORT 1
|
|
#define CONFIG_SOC_GPIO_PIN_COUNT 29
|
|
#define CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER 1
|
|
#define CONFIG_SOC_GPIO_FLEX_GLITCH_FILTER_NUM 8
|
|
#define CONFIG_SOC_GPIO_SUPPORT_PIN_HYS_FILTER 1
|
|
#define CONFIG_SOC_GPIO_SUPPORT_ETM 1
|
|
#define CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT 1
|
|
#define CONFIG_SOC_GPIO_SUPPORT_DEEPSLEEP_WAKEUP 1
|
|
#define CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT 1
|
|
#define CONFIG_SOC_GPIO_IN_RANGE_MAX 28
|
|
#define CONFIG_SOC_GPIO_OUT_RANGE_MAX 28
|
|
#define CONFIG_SOC_GPIO_DEEP_SLEEP_WAKE_VALID_GPIO_MASK 0
|
|
#define CONFIG_SOC_GPIO_DEEP_SLEEP_WAKE_SUPPORTED_PIN_CNT 7
|
|
#define CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK 0x0000000001FFFF80
|
|
#define CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD 1
|
|
#define CONFIG_SOC_GPIO_SUPPORT_HOLD_SINGLE_IO_IN_DSLP 1
|
|
#define CONFIG_SOC_GPIO_CLOCKOUT_BY_GPIO_MATRIX 1
|
|
#define CONFIG_SOC_CLOCKOUT_HAS_SOURCE_GATE 1
|
|
#define CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM 3
|
|
#define CONFIG_SOC_RTCIO_PIN_COUNT 7
|
|
#define CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED 1
|
|
#define CONFIG_SOC_RTCIO_HOLD_SUPPORTED 1
|
|
#define CONFIG_SOC_RTCIO_WAKE_SUPPORTED 1
|
|
#define CONFIG_SOC_RTCIO_EDGE_WAKE_SUPPORTED 1
|
|
#define CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM 8
|
|
#define CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM 8
|
|
#define CONFIG_SOC_DEDIC_PERIPH_ALWAYS_ENABLE 1
|
|
#define CONFIG_SOC_ANA_CMPR_NUM 1
|
|
#define CONFIG_SOC_ANA_CMPR_CAN_DISTINGUISH_EDGE 1
|
|
#define CONFIG_SOC_ANA_CMPR_SUPPORT_ETM 1
|
|
#define CONFIG_SOC_I2C_NUM 2
|
|
#define CONFIG_SOC_HP_I2C_NUM 1
|
|
#define CONFIG_SOC_I2C_FIFO_LEN 32
|
|
#define CONFIG_SOC_I2C_CMD_REG_NUM 8
|
|
#define CONFIG_SOC_I2C_SUPPORT_SLAVE 1
|
|
#define CONFIG_SOC_I2C_SUPPORT_HW_FSM_RST 1
|
|
#define CONFIG_SOC_I2C_SUPPORT_XTAL 1
|
|
#define CONFIG_SOC_I2C_SUPPORT_RTC 1
|
|
#define CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR 1
|
|
#define CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST 1
|
|
#define CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE 1
|
|
#define CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS 1
|
|
#define CONFIG_SOC_I2C_SLAVE_SUPPORT_SLAVE_UNMATCH 1
|
|
#define CONFIG_SOC_I2C_SUPPORT_SLEEP_RETENTION 1
|
|
#define CONFIG_SOC_LP_I2C_NUM 1
|
|
#define CONFIG_SOC_LP_I2C_FIFO_LEN 16
|
|
#define CONFIG_SOC_I2S_NUM 1
|
|
#define CONFIG_SOC_I2S_HW_VERSION_2 1
|
|
#define CONFIG_SOC_I2S_SUPPORTS_ETM 1
|
|
#define CONFIG_SOC_I2S_SUPPORTS_XTAL 1
|
|
#define CONFIG_SOC_I2S_SUPPORTS_PLL_F160M 1
|
|
#define CONFIG_SOC_I2S_SUPPORTS_PLL_F240M 1
|
|
#define CONFIG_SOC_I2S_SUPPORTS_PCM 1
|
|
#define CONFIG_SOC_I2S_SUPPORTS_PDM 1
|
|
#define CONFIG_SOC_I2S_SUPPORTS_PDM_TX 1
|
|
#define CONFIG_SOC_I2S_SUPPORTS_PCM2PDM 1
|
|
#define CONFIG_SOC_I2S_SUPPORTS_PDM_RX 1
|
|
#define CONFIG_SOC_I2S_SUPPORTS_TX_SYNC_CNT 1
|
|
#define CONFIG_SOC_I2S_PDM_MAX_TX_LINES 2
|
|
#define CONFIG_SOC_I2S_PDM_MAX_RX_LINES 1
|
|
#define CONFIG_SOC_I2S_SUPPORTS_TDM 1
|
|
#define CONFIG_SOC_I2S_TDM_FULL_DATA_WIDTH 1
|
|
#define CONFIG_SOC_I2S_SUPPORT_SLEEP_RETENTION 1
|
|
#define CONFIG_SOC_LEDC_SUPPORT_PLL_DIV_CLOCK 1
|
|
#define CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK 1
|
|
#define CONFIG_SOC_LEDC_TIMER_NUM 4
|
|
#define CONFIG_SOC_LEDC_CHANNEL_NUM 6
|
|
#define CONFIG_SOC_LEDC_TIMER_BIT_WIDTH 20
|
|
#define CONFIG_SOC_LEDC_SUPPORT_FADE_STOP 1
|
|
#define CONFIG_SOC_LEDC_GAMMA_CURVE_FADE_SUPPORTED 1
|
|
#define CONFIG_SOC_LEDC_GAMMA_CURVE_FADE_RANGE_MAX 16
|
|
#define CONFIG_SOC_LEDC_FADE_PARAMS_BIT_WIDTH 10
|
|
#define CONFIG_SOC_LEDC_SUPPORT_SLEEP_RETENTION 1
|
|
#define CONFIG_SOC_MMU_PERIPH_NUM 1
|
|
#define CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM 1
|
|
#define CONFIG_SOC_MMU_DI_VADDR_SHARED 1
|
|
#define CONFIG_SOC_PCNT_GROUPS 1
|
|
#define CONFIG_SOC_PCNT_UNITS_PER_GROUP 4
|
|
#define CONFIG_SOC_PCNT_CHANNELS_PER_UNIT 2
|
|
#define CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT 2
|
|
#define CONFIG_SOC_PCNT_SUPPORT_RUNTIME_THRES_UPDATE 1
|
|
#define CONFIG_SOC_PCNT_SUPPORT_CLEAR_SIGNAL 1
|
|
#define CONFIG_SOC_PCNT_SUPPORT_STEP_NOTIFY 1
|
|
#define CONFIG_SOC_PCNT_SUPPORT_SLEEP_RETENTION 1
|
|
#define CONFIG_SOC_RMT_GROUPS 1
|
|
#define CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP 2
|
|
#define CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP 2
|
|
#define CONFIG_SOC_RMT_CHANNELS_PER_GROUP 4
|
|
#define CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL 48
|
|
#define CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG 1
|
|
#define CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION 1
|
|
#define CONFIG_SOC_RMT_SUPPORT_ASYNC_STOP 1
|
|
#define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT 1
|
|
#define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP 1
|
|
#define CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO 1
|
|
#define CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY 1
|
|
#define CONFIG_SOC_RMT_SUPPORT_XTAL 1
|
|
#define CONFIG_SOC_RMT_SUPPORT_SLEEP_RETENTION 1
|
|
#define CONFIG_SOC_MCPWM_GROUPS 1
|
|
#define CONFIG_SOC_MCPWM_TIMERS_PER_GROUP 3
|
|
#define CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP 3
|
|
#define CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR 2
|
|
#define CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR 2
|
|
#define CONFIG_SOC_MCPWM_EVENT_COMPARATORS_PER_OPERATOR 2
|
|
#define CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR 2
|
|
#define CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP 3
|
|
#define CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP 1
|
|
#define CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER 3
|
|
#define CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP 3
|
|
#define CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE 1
|
|
#define CONFIG_SOC_MCPWM_SUPPORT_ETM 1
|
|
#define CONFIG_SOC_MCPWM_SUPPORT_EVENT_COMPARATOR 1
|
|
#define CONFIG_SOC_MCPWM_CAPTURE_CLK_FROM_GROUP 1
|
|
#define CONFIG_SOC_MCPWM_SUPPORT_SLEEP_RETENTION 1
|
|
#define CONFIG_SOC_PARLIO_GROUPS 1
|
|
#define CONFIG_SOC_PARLIO_TX_UNITS_PER_GROUP 1
|
|
#define CONFIG_SOC_PARLIO_RX_UNITS_PER_GROUP 1
|
|
#define CONFIG_SOC_PARLIO_TX_UNIT_MAX_DATA_WIDTH 8
|
|
#define CONFIG_SOC_PARLIO_RX_UNIT_MAX_DATA_WIDTH 8
|
|
#define CONFIG_SOC_PARLIO_TX_CLK_SUPPORT_GATING 1
|
|
#define CONFIG_SOC_PARLIO_RX_CLK_SUPPORT_GATING 1
|
|
#define CONFIG_SOC_PARLIO_RX_CLK_SUPPORT_OUTPUT 1
|
|
#define CONFIG_SOC_PARLIO_TRANS_BIT_ALIGN 1
|
|
#define CONFIG_SOC_PARLIO_TX_SUPPORT_LOOP_TRANSMISSION 1
|
|
#define CONFIG_SOC_PARLIO_TX_SUPPORT_EOF_FROM_DMA 1
|
|
#define CONFIG_SOC_PARLIO_SUPPORT_SLEEP_RETENTION 1
|
|
#define CONFIG_SOC_PARLIO_SUPPORT_SPI_LCD 1
|
|
#define CONFIG_SOC_PARLIO_SUPPORT_I80_LCD 1
|
|
#define CONFIG_SOC_MPI_MEM_BLOCKS_NUM 4
|
|
#define CONFIG_SOC_MPI_OPERATIONS_NUM 3
|
|
#define CONFIG_SOC_RSA_MAX_BIT_LEN 3072
|
|
#define CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE 3968
|
|
#define CONFIG_SOC_SHA_SUPPORT_DMA 1
|
|
#define CONFIG_SOC_SHA_SUPPORT_RESUME 1
|
|
#define CONFIG_SOC_SHA_GDMA 1
|
|
#define CONFIG_SOC_SHA_SUPPORT_SHA1 1
|
|
#define CONFIG_SOC_SHA_SUPPORT_SHA224 1
|
|
#define CONFIG_SOC_SHA_SUPPORT_SHA256 1
|
|
#define CONFIG_SOC_SHA_SUPPORT_SHA384 1
|
|
#define CONFIG_SOC_SHA_SUPPORT_SHA512 1
|
|
#define CONFIG_SOC_SHA_SUPPORT_SHA512_224 1
|
|
#define CONFIG_SOC_SHA_SUPPORT_SHA512_256 1
|
|
#define CONFIG_SOC_SHA_SUPPORT_SHA512_T 1
|
|
#define CONFIG_SOC_ECC_CONSTANT_TIME_POINT_MUL 1
|
|
#define CONFIG_SOC_ECC_SUPPORT_CURVE_P384 1
|
|
#define CONFIG_SOC_ECDSA_SUPPORT_EXPORT_PUBKEY 1
|
|
#define CONFIG_SOC_ECDSA_SUPPORT_DETERMINISTIC_MODE 1
|
|
#define CONFIG_SOC_ECDSA_SUPPORT_HW_DETERMINISTIC_LOOP 1
|
|
#define CONFIG_SOC_ECDSA_SUPPORT_CURVE_P384 1
|
|
#define CONFIG_SOC_ECDSA_SUPPORT_CURVE_SPECIFIC_KEY_PURPOSES 1
|
|
#define CONFIG_SOC_SDM_GROUPS 1
|
|
#define CONFIG_SOC_SDM_CHANNELS_PER_GROUP 4
|
|
#define CONFIG_SOC_SDM_CLK_SUPPORT_PLL_F80M 1
|
|
#define CONFIG_SOC_SDM_CLK_SUPPORT_XTAL 1
|
|
#define CONFIG_SOC_SPI_PERIPH_NUM 2
|
|
#define CONFIG_SOC_SPI_MAX_CS_NUM 6
|
|
#define CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE 64
|
|
#define CONFIG_SOC_SPI_SUPPORT_DDRCLK 1
|
|
#define CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS 1
|
|
#define CONFIG_SOC_SPI_SUPPORT_CD_SIG 1
|
|
#define CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS 1
|
|
#define CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2 1
|
|
#define CONFIG_SOC_SPI_SUPPORT_SLEEP_RETENTION 1
|
|
#define CONFIG_SOC_SPI_SUPPORT_CLK_XTAL 1
|
|
#define CONFIG_SOC_SPI_SUPPORT_CLK_PLL_F160M 1
|
|
#define CONFIG_SOC_SPI_SUPPORT_CLK_RC_FAST 1
|
|
#define CONFIG_SOC_MEMSPI_IS_INDEPENDENT 1
|
|
#define CONFIG_SOC_SPI_MAX_PRE_DIVIDER 16
|
|
#define CONFIG_SOC_SPIRAM_XIP_SUPPORTED 1
|
|
#define CONFIG_SOC_PSRAM_DMA_CAPABLE 1
|
|
#define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE 1
|
|
#define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND 1
|
|
#define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME 1
|
|
#define CONFIG_SOC_SPI_MEM_SUPPORT_IDLE_INTR 1
|
|
#define CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND 1
|
|
#define CONFIG_SOC_SPI_MEM_SUPPORT_CHECK_SUS 1
|
|
#define CONFIG_SOC_SPI_MEM_SUPPORT_WRAP 1
|
|
#define CONFIG_SOC_SPI_MEM_SUPPORT_WB_MODE_INDEPENDENT_CONTROL 1
|
|
#define CONFIG_SOC_SPI_MEM_SUPPORT_CACHE_32BIT_ADDR_MAP 1
|
|
#define CONFIG_SOC_SPI_MEM_SUPPORT_TIMING_TUNING 1
|
|
#define CONFIG_SOC_SPI_MEM_SUPPORT_TSUS_TRES_SEPERATE_CTR 1
|
|
#define CONFIG_SOC_SPI_MEM_PSRAM_FREQ_AXI_CONSTRAINED 1
|
|
#define CONFIG_SOC_MEMSPI_TIMING_TUNING_BY_MSPI_DELAY 1
|
|
#define CONFIG_SOC_MEMSPI_SRC_FREQ_120M_SUPPORTED 1
|
|
#define CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED 1
|
|
#define CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED 1
|
|
#define CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED 1
|
|
#define CONFIG_SOC_SYSTIMER_COUNTER_NUM 2
|
|
#define CONFIG_SOC_SYSTIMER_ALARM_NUM 3
|
|
#define CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO 32
|
|
#define CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI 20
|
|
#define CONFIG_SOC_SYSTIMER_FIXED_DIVIDER 1
|
|
#define CONFIG_SOC_SYSTIMER_SUPPORT_RC_FAST 1
|
|
#define CONFIG_SOC_SYSTIMER_INT_LEVEL 1
|
|
#define CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE 1
|
|
#define CONFIG_SOC_SYSTIMER_SUPPORT_ETM 1
|
|
#define CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO 32
|
|
#define CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI 16
|
|
#define CONFIG_SOC_TIMER_GROUPS 2
|
|
#define CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP 1
|
|
#define CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH 54
|
|
#define CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL 1
|
|
#define CONFIG_SOC_TIMER_GROUP_SUPPORT_RC_FAST 1
|
|
#define CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS 2
|
|
#define CONFIG_SOC_TIMER_SUPPORT_ETM 1
|
|
#define CONFIG_SOC_TIMER_SUPPORT_SLEEP_RETENTION 1
|
|
#define CONFIG_SOC_MWDT_SUPPORT_SLEEP_RETENTION 1
|
|
#define CONFIG_SOC_TWAI_CONTROLLER_NUM 2
|
|
#define CONFIG_SOC_TWAI_MASK_FILTER_NUM 3
|
|
#define CONFIG_SOC_TWAI_RANGE_FILTER_NUM 1
|
|
#define CONFIG_SOC_TWAI_BRP_MIN 1
|
|
#define CONFIG_SOC_TWAI_BRP_MAX 255
|
|
#define CONFIG_SOC_TWAI_CLK_SUPPORT_XTAL 1
|
|
#define CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS 1
|
|
#define CONFIG_SOC_TWAI_SUPPORT_FD 1
|
|
#define CONFIG_SOC_TWAI_SUPPORT_TIMESTAMP 1
|
|
#define CONFIG_SOC_EFUSE_DIS_PAD_JTAG 1
|
|
#define CONFIG_SOC_EFUSE_DIS_USB_JTAG 1
|
|
#define CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT 1
|
|
#define CONFIG_SOC_EFUSE_SOFT_DIS_JTAG 1
|
|
#define CONFIG_SOC_EFUSE_DIS_ICACHE 1
|
|
#define CONFIG_SOC_EFUSE_ECDSA_KEY 1
|
|
#define CONFIG_SOC_EFUSE_ECDSA_KEY_P192 1
|
|
#define CONFIG_SOC_EFUSE_ECDSA_KEY_P384 1
|
|
#define CONFIG_SOC_HUK_MEM_NEEDS_RECHARGE 1
|
|
#define CONFIG_SOC_KEY_MANAGER_SUPPORT_KEY_DEPLOYMENT 1
|
|
#define CONFIG_SOC_KEY_MANAGER_ECDSA_KEY_DEPLOY 1
|
|
#define CONFIG_SOC_KEY_MANAGER_FE_KEY_DEPLOY 1
|
|
#define CONFIG_SOC_KEY_MANAGER_FE_KEY_DEPLOY_XTS_AES_128 1
|
|
#define CONFIG_SOC_KEY_MANAGER_FE_KEY_DEPLOY_XTS_AES_256 1
|
|
#define CONFIG_SOC_KEY_MANAGER_HMAC_KEY_DEPLOY 1
|
|
#define CONFIG_SOC_KEY_MANAGER_DS_KEY_DEPLOY 1
|
|
#define CONFIG_SOC_SECURE_BOOT_V2_RSA 1
|
|
#define CONFIG_SOC_SECURE_BOOT_V2_ECC 1
|
|
#define CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS 3
|
|
#define CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS 1
|
|
#define CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY 1
|
|
#define CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX 64
|
|
#define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES 1
|
|
#define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128 1
|
|
#define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_SUPPORT_PSEUDO_ROUND 1
|
|
#define CONFIG_SOC_PSRAM_ENCRYPTION_XTS_AES_128 1
|
|
#define CONFIG_SOC_RECOVERY_BOOTLOADER_SUPPORTED 1
|
|
#define CONFIG_SOC_BOOTLOADER_ANTI_ROLLBACK_SUPPORTED 1
|
|
#define CONFIG_SOC_APM_CTRL_FILTER_SUPPORTED 1
|
|
#define CONFIG_SOC_APM_LP_APM0_SUPPORTED 1
|
|
#define CONFIG_SOC_APM_CPU_APM_SUPPORTED 1
|
|
#define CONFIG_SOC_APM_SUPPORT_LP_TEE_CTRL 1
|
|
#define CONFIG_SOC_APM_SUPPORT_CTRL_CFG_LOCK 1
|
|
#define CONFIG_SOC_APM_SUPPORT_TEE_PERI_ACCESS_CTRL 1
|
|
#define CONFIG_SOC_CRYPTO_DPA_PROTECTION_SUPPORTED 1
|
|
#define CONFIG_SOC_RNG_BUF_CHAIN_ENTROPY_SOURCE 1
|
|
#define CONFIG_SOC_RNG_RTC_TIMER_ENTROPY_SOURCE 1
|
|
#define CONFIG_SOC_UART_NUM 3
|
|
#define CONFIG_SOC_UART_HP_NUM 2
|
|
#define CONFIG_SOC_UART_LP_NUM 1
|
|
#define CONFIG_SOC_UART_FIFO_LEN 128
|
|
#define CONFIG_SOC_LP_UART_FIFO_LEN 16
|
|
#define CONFIG_SOC_UART_BITRATE_MAX 5000000
|
|
#define CONFIG_SOC_UART_SUPPORT_PLL_F80M_CLK 1
|
|
#define CONFIG_SOC_UART_SUPPORT_RTC_CLK 1
|
|
#define CONFIG_SOC_UART_SUPPORT_XTAL_CLK 1
|
|
#define CONFIG_SOC_UART_SUPPORT_WAKEUP_INT 1
|
|
#define CONFIG_SOC_UART_HAS_LP_UART 1
|
|
#define CONFIG_SOC_UART_SUPPORT_SLEEP_RETENTION 1
|
|
#define CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND 1
|
|
#define CONFIG_SOC_UART_WAKEUP_CHARS_SEQ_MAX_LEN 5
|
|
#define CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE 1
|
|
#define CONFIG_SOC_UART_WAKEUP_SUPPORT_FIFO_THRESH_MODE 1
|
|
#define CONFIG_SOC_UART_WAKEUP_SUPPORT_START_BIT_MODE 1
|
|
#define CONFIG_SOC_UART_WAKEUP_SUPPORT_CHAR_SEQ_MODE 1
|
|
#define CONFIG_SOC_UHCI_NUM 1
|
|
#define CONFIG_SOC_COEX_HW_PTI 1
|
|
#define CONFIG_SOC_EXTERNAL_COEX_ADVANCE 1
|
|
#define CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH 12
|
|
#define CONFIG_SOC_RTC_MEM_SUPPORT_SPEED_MODE_SWITCH 1
|
|
#define CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP 1
|
|
#define CONFIG_SOC_PM_SUPPORT_BEACON_WAKEUP 1
|
|
#define CONFIG_SOC_PM_SUPPORT_BT_WAKEUP 1
|
|
#define CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP 1
|
|
#define CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP_MODE_PER_PIN 1
|
|
#define CONFIG_SOC_PM_SUPPORT_CPU_PD 1
|
|
#define CONFIG_SOC_PM_SUPPORT_MODEM_PD 1
|
|
#define CONFIG_SOC_PM_SUPPORT_XTAL32K_PD 1
|
|
#define CONFIG_SOC_PM_SUPPORT_RC32K_PD 1
|
|
#define CONFIG_SOC_PM_SUPPORT_RC_FAST_PD 1
|
|
#define CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD 1
|
|
#define CONFIG_SOC_PM_SUPPORT_TOP_PD 1
|
|
#define CONFIG_SOC_PM_SUPPORT_HP_AON_PD 1
|
|
#define CONFIG_SOC_PM_SUPPORT_MAC_BB_PD 1
|
|
#define CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD 1
|
|
#define CONFIG_SOC_PM_SUPPORT_PMU_MODEM_STATE 1
|
|
#define CONFIG_SOC_PM_SUPPORT_PMU_CLK_ICG 1
|
|
#define CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY 1
|
|
#define CONFIG_SOC_PM_CPU_RETENTION_BY_SW 1
|
|
#define CONFIG_SOC_PM_MODEM_RETENTION_BY_REGDMA 1
|
|
#define CONFIG_SOC_EXT_MEM_CACHE_TAG_IN_CPU_DOMAIN 1
|
|
#define CONFIG_SOC_PM_PAU_LINK_NUM 5
|
|
#define CONFIG_SOC_PM_PAU_REGDMA_LINK_CONFIGURABLE 1
|
|
#define CONFIG_SOC_PM_PAU_REGDMA_LINK_IDX_WIFIMAC 4
|
|
#define CONFIG_SOC_PM_PAU_REGDMA_COMMON_PHY_LINK_ENTRY 1
|
|
#define CONFIG_SOC_PM_PMU_MIN_SLP_SLOW_CLK_CYCLE_FIXED 1
|
|
#define CONFIG_SOC_PM_RETENTION_MODULE_NUM 32
|
|
#define CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION 1
|
|
#define CONFIG_SOC_MODEM_CLOCK_IS_INDEPENDENT 1
|
|
#define CONFIG_SOC_RNG_CLOCK_IS_INDEPENDENT 1
|
|
#define CONFIG_SOC_CLK_XTAL32K_SUPPORTED 1
|
|
#define CONFIG_SOC_CLK_OSC_SLOW_SUPPORTED 1
|
|
#define CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL 1
|
|
#define CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D2 1
|
|
#define CONFIG_SOC_RCC_IS_INDEPENDENT 1
|
|
#define CONFIG_SOC_CLK_ANA_I2C_MST_HAS_ROOT_GATE 1
|
|
#define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC 1
|
|
#define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_XTAL 1
|
|
#define CONFIG_SOC_TEMPERATURE_SENSOR_INTR_SUPPORT 1
|
|
#define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_SLEEP_RETENTION 1
|
|
#define CONFIG_SOC_TEMPERATURE_SENSOR_UNDER_PD_TOP_DOMAIN 1
|
|
#define CONFIG_SOC_WIFI_HW_TSF 1
|
|
#define CONFIG_SOC_WIFI_FTM_SUPPORT 1
|
|
#define CONFIG_SOC_WIFI_GCMP_SUPPORT 1
|
|
#define CONFIG_SOC_WIFI_WAPI_SUPPORT 1
|
|
#define CONFIG_SOC_WIFI_TXOP_SUPPORT 1
|
|
#define CONFIG_SOC_WIFI_CSI_SUPPORT 1
|
|
#define CONFIG_SOC_WIFI_MESH_SUPPORT 1
|
|
#define CONFIG_SOC_WIFI_HE_SUPPORT 1
|
|
#define CONFIG_SOC_WIFI_SUPPORT_5G 1
|
|
#define CONFIG_SOC_WIFI_MAC_VERSION_NUM 3
|
|
#define CONFIG_SOC_WIFI_NAN_SUPPORT 1
|
|
#define CONFIG_SOC_BLE_SUPPORTED 1
|
|
#define CONFIG_SOC_ESP_NIMBLE_CONTROLLER 1
|
|
#define CONFIG_SOC_BLE_50_SUPPORTED 1
|
|
#define CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED 1
|
|
#define CONFIG_SOC_BLE_POWER_CONTROL_SUPPORTED 1
|
|
#define CONFIG_SOC_BLE_MULTI_CONN_OPTIMIZATION 1
|
|
#define CONFIG_SOC_BLE_PERIODIC_ADV_ENH_SUPPORTED 1
|
|
#define CONFIG_SOC_BLE_CTE_SUPPORTED 1
|
|
#define CONFIG_SOC_BLE_PERIODIC_ADV_WITH_RESPONSE 1
|
|
#define CONFIG_SOC_PHY_CALIBRATION_CLOCK_IS_INDEPENDENT 1
|
|
#define CONFIG_SOC_LP_CORE_SINGLE_INTERRUPT_VECTOR 1
|
|
#define CONFIG_SOC_LP_CORE_SUPPORT_ETM 1
|
|
#define CONFIG_SOC_LP_CORE_SUPPORT_STORE_LOAD_EXCEPTIONS 1
|
|
#define CONFIG_IDF_CMAKE 1
|
|
#define CONFIG_IDF_ENV_BRINGUP 1
|
|
#define CONFIG_IDF_TOOLCHAIN "gcc"
|
|
#define CONFIG_IDF_TOOLCHAIN_GCC 1
|
|
#define CONFIG_IDF_TARGET_ARCH_RISCV 1
|
|
#define CONFIG_IDF_TARGET_ARCH "riscv"
|
|
#define CONFIG_IDF_TARGET "esp32c5"
|
|
#define CONFIG_IDF_INIT_VERSION "5.5.2"
|
|
#define CONFIG_IDF_TARGET_ESP32C5 1
|
|
#define CONFIG_IDF_FIRMWARE_CHIP_ID 0x0017
|
|
#define CONFIG_APP_BUILD_TYPE_APP_2NDBOOT 1
|
|
#define CONFIG_APP_BUILD_GENERATE_BINARIES 1
|
|
#define CONFIG_APP_BUILD_BOOTLOADER 1
|
|
#define CONFIG_APP_BUILD_USE_FLASH_SECTIONS 1
|
|
#define CONFIG_BOOTLOADER_COMPILE_TIME_DATE 1
|
|
#define CONFIG_BOOTLOADER_PROJECT_VER 1
|
|
#define CONFIG_BOOTLOADER_APP_ROLLBACK_ENABLE 1
|
|
#define CONFIG_BOOTLOADER_OFFSET_IN_FLASH 0x2000
|
|
#define CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE 1
|
|
#define CONFIG_BOOTLOADER_LOG_VERSION_1 1
|
|
#define CONFIG_BOOTLOADER_LOG_VERSION 1
|
|
#define CONFIG_BOOTLOADER_LOG_LEVEL_ERROR 1
|
|
#define CONFIG_BOOTLOADER_LOG_LEVEL 1
|
|
#define CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS 1
|
|
#define CONFIG_BOOTLOADER_LOG_MODE_TEXT_EN 1
|
|
#define CONFIG_BOOTLOADER_LOG_MODE_TEXT 1
|
|
#define CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT 1
|
|
#define CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE 1
|
|
#define CONFIG_BOOTLOADER_WDT_ENABLE 1
|
|
#define CONFIG_BOOTLOADER_WDT_TIME_MS 9000
|
|
#define CONFIG_BOOTLOADER_SKIP_VALIDATE_IN_DEEP_SLEEP 1
|
|
#define CONFIG_BOOTLOADER_RESERVE_RTC_SIZE 0x10
|
|
#define CONFIG_BOOTLOADER_RESERVE_RTC_MEM 1
|
|
#define CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED 1
|
|
#define CONFIG_SECURE_BOOT_V2_ECC_SUPPORTED 1
|
|
#define CONFIG_SECURE_BOOT_V2_PREFERRED 1
|
|
#define CONFIG_SECURE_ROM_DL_MODE_ENABLED 1
|
|
#define CONFIG_APP_COMPILE_TIME_DATE 1
|
|
#define CONFIG_APP_RETRIEVE_LEN_ELF_SHA 9
|
|
#define CONFIG_ESP_ROM_HAS_CRC_LE 1
|
|
#define CONFIG_ESP_ROM_HAS_CRC_BE 1
|
|
#define CONFIG_ESP_ROM_HAS_JPEG_DECODE 1
|
|
#define CONFIG_ESP_ROM_UART_CLK_IS_XTAL 1
|
|
#define CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM 3
|
|
#define CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING 1
|
|
#define CONFIG_ESP_ROM_GET_CLK_FREQ 1
|
|
#define CONFIG_ESP_ROM_HAS_RVFPLIB 1
|
|
#define CONFIG_ESP_ROM_HAS_HAL_WDT 1
|
|
#define CONFIG_ESP_ROM_HAS_HAL_SYSTIMER 1
|
|
#define CONFIG_ESP_ROM_SYSTIMER_INIT_PATCH 1
|
|
#define CONFIG_ESP_ROM_HAS_HEAP_TLSF 1
|
|
#define CONFIG_ESP_ROM_TLSF_CHECK_PATCH 1
|
|
#define CONFIG_ESP_ROM_MULTI_HEAP_WALK_PATCH 1
|
|
#define CONFIG_ESP_ROM_HAS_LAYOUT_TABLE 1
|
|
#define CONFIG_ESP_ROM_HAS_SPI_FLASH 1
|
|
#define CONFIG_ESP_ROM_HAS_SPI_FLASH_MMAP 1
|
|
#define CONFIG_ESP_ROM_WITHOUT_REGI2C 1
|
|
#define CONFIG_ESP_ROM_HAS_NEWLIB 1
|
|
#define CONFIG_ESP_ROM_HAS_NEWLIB_NANO_FORMAT 1
|
|
#define CONFIG_ESP_ROM_WDT_INIT_PATCH 1
|
|
#define CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE 1
|
|
#define CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT 1
|
|
#define CONFIG_ESP_ROM_HAS_VERSION 1
|
|
#define CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB 1
|
|
#define CONFIG_ESP_ROM_USB_OTG_NUM -1
|
|
#define CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC 1
|
|
#define CONFIG_ESP_ROM_CLIC_INT_THRESH_PATCH 1
|
|
#define CONFIG_ESP_ROM_HAS_SUBOPTIMAL_NEWLIB_ON_MISALIGNED_MEMORY 1
|
|
#define CONFIG_ESP_ROM_DELAY_US_PATCH 1
|
|
#define CONFIG_ESP_ROM_SUPPORT_SECURE_BOOT_FAST_WAKEUP 1
|
|
#define CONFIG_BOOT_ROM_LOG_ALWAYS_ON 1
|
|
#define CONFIG_SECURE_TEE_LOG_LEVEL 0
|
|
#define CONFIG_ESPTOOLPY_NO_STUB 1
|
|
#define CONFIG_ESPTOOLPY_FLASHMODE_QIO 1
|
|
#define CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR 1
|
|
#define CONFIG_ESPTOOLPY_FLASHMODE "dio"
|
|
#define CONFIG_ESPTOOLPY_FLASHFREQ_80M 1
|
|
#define CONFIG_ESPTOOLPY_FLASHFREQ "80m"
|
|
#define CONFIG_ESPTOOLPY_FLASHSIZE_4MB 1
|
|
#define CONFIG_ESPTOOLPY_FLASHSIZE "4MB"
|
|
#define CONFIG_ESPTOOLPY_BEFORE_RESET 1
|
|
#define CONFIG_ESPTOOLPY_BEFORE "default_reset"
|
|
#define CONFIG_ESPTOOLPY_AFTER_RESET 1
|
|
#define CONFIG_ESPTOOLPY_AFTER "hard_reset"
|
|
#define CONFIG_ESPTOOLPY_MONITOR_BAUD 115200
|
|
#define CONFIG_PARTITION_TABLE_SINGLE_APP 1
|
|
#define CONFIG_PARTITION_TABLE_CUSTOM_FILENAME "partitions.csv"
|
|
#define CONFIG_PARTITION_TABLE_FILENAME "partitions_singleapp_coredump.csv"
|
|
#define CONFIG_PARTITION_TABLE_OFFSET 0x8000
|
|
#define CONFIG_PARTITION_TABLE_MD5 1
|
|
#define CONFIG_LIB_BUILDER_FLASHMODE "qio"
|
|
#define CONFIG_LIB_BUILDER_FLASHFREQ "80m"
|
|
#define CONFIG_LIB_BUILDER_COMPILE 1
|
|
#define CONFIG_ARDUINO_VARIANT "esp32c5"
|
|
#define CONFIG_ENABLE_ARDUINO_DEPENDS 1
|
|
#define CONFIG_AUTOSTART_ARDUINO 1
|
|
#define CONFIG_ARDUINO_RUN_CORE0 1
|
|
#define CONFIG_ARDUINO_RUNNING_CORE 0
|
|
#define CONFIG_ARDUINO_LOOP_STACK_SIZE 8192
|
|
#define CONFIG_ARDUINO_EVENT_RUN_CORE0 1
|
|
#define CONFIG_ARDUINO_EVENT_RUNNING_CORE 0
|
|
#define CONFIG_ARDUINO_SERIAL_EVENT_RUN_CORE0 1
|
|
#define CONFIG_ARDUINO_SERIAL_EVENT_TASK_RUNNING_CORE 0
|
|
#define CONFIG_ARDUINO_SERIAL_EVENT_TASK_STACK_SIZE 2048
|
|
#define CONFIG_ARDUINO_SERIAL_EVENT_TASK_PRIORITY 24
|
|
#define CONFIG_ARDUINO_UDP_RUN_CORE0 1
|
|
#define CONFIG_ARDUINO_UDP_RUNNING_CORE 0
|
|
#define CONFIG_ARDUINO_UDP_TASK_PRIORITY 3
|
|
#define CONFIG_ARDUINO_UDP_TASK_STACK_SIZE 4096
|
|
#define CONFIG_ARDUHAL_LOG_DEFAULT_LEVEL_ERROR 1
|
|
#define CONFIG_ARDUHAL_LOG_DEFAULT_LEVEL 1
|
|
#define CONFIG_ARDUHAL_ESP_LOG 1
|
|
#define CONFIG_ARDUHAL_PARTITION_SCHEME_DEFAULT 1
|
|
#define CONFIG_ARDUHAL_PARTITION_SCHEME "default"
|
|
#define CONFIG_NN_OPTIMIZED 1
|
|
#define CONFIG_NN_OPTIMIZATIONS 1
|
|
#define CONFIG_ESP_RMAKER_SELF_CLAIM 1
|
|
#define CONFIG_ESP_RMAKER_USE_NVS 1
|
|
#define CONFIG_ESP_RMAKER_CLAIM_TYPE 1
|
|
#define CONFIG_ESP_RMAKER_CLAIM_SERVICE_BASE_URL "https://esp-claiming.rainmaker.espressif.com"
|
|
#define CONFIG_ESP_RMAKER_MQTT_HOST "a1p72mufdu6064-ats.iot.us-east-1.amazonaws.com"
|
|
#define CONFIG_ESP_RMAKER_MQTT_USE_BASIC_INGEST_TOPICS 1
|
|
#define CONFIG_ESP_RMAKER_MQTT_ENABLE_BUDGETING 1
|
|
#define CONFIG_ESP_RMAKER_MQTT_DEFAULT_BUDGET 100
|
|
#define CONFIG_ESP_RMAKER_MQTT_MAX_BUDGET 1024
|
|
#define CONFIG_ESP_RMAKER_MQTT_BUDGET_REVIVE_PERIOD 5
|
|
#define CONFIG_ESP_RMAKER_MQTT_BUDGET_REVIVE_COUNT 1
|
|
#define CONFIG_ESP_RMAKER_MAX_PARAM_DATA_SIZE 1024
|
|
#define CONFIG_ESP_RMAKER_USER_ID_CHECK 1
|
|
#define CONFIG_ESP_RMAKER_CONSOLE_UART_NUM_0 1
|
|
#define CONFIG_ESP_RMAKER_CONSOLE_UART_NUM 0
|
|
#define CONFIG_ESP_RMAKER_USE_CERT_BUNDLE 1
|
|
#define CONFIG_ESP_RMAKER_OTA_AUTOFETCH 1
|
|
#define CONFIG_ESP_RMAKER_OTA_AUTOFETCH_PERIOD 0
|
|
#define CONFIG_ESP_RMAKER_SKIP_VERSION_CHECK 1
|
|
#define CONFIG_ESP_RMAKER_OTA_HTTP_RX_BUFFER_SIZE 1024
|
|
#define CONFIG_ESP_RMAKER_OTA_ROLLBACK_WAIT_PERIOD 90
|
|
#define CONFIG_ESP_RMAKER_OTA_TIME_SUPPORT 1
|
|
#define CONFIG_ESP_RMAKER_SCHEDULING_MAX_SCHEDULES 10
|
|
#define CONFIG_ESP_RMAKER_SCENES_MAX_SCENES 10
|
|
#define CONFIG_ESP_RMAKER_CMD_RESP_ENABLE 1
|
|
#define CONFIG_ESP_RMAKER_USING_NETWORK_PROV 1
|
|
#define CONFIG_COMPILER_OPTIMIZATION_SIZE 1
|
|
#define CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE 1
|
|
#define CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE 1
|
|
#define CONFIG_COMPILER_FLOAT_LIB_FROM_RVFPLIB 1
|
|
#define CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL 2
|
|
#define CONFIG_COMPILER_HIDE_PATHS_MACROS 1
|
|
#define CONFIG_COMPILER_CXX_EXCEPTIONS 1
|
|
#define CONFIG_COMPILER_CXX_EXCEPTIONS_EMG_POOL_SIZE 0
|
|
#define CONFIG_COMPILER_STACK_CHECK_MODE_NORM 1
|
|
#define CONFIG_COMPILER_STACK_CHECK 1
|
|
#define CONFIG_COMPILER_WARN_WRITE_STRINGS 1
|
|
#define CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS 1
|
|
#define CONFIG_COMPILER_RT_LIB_GCCLIB 1
|
|
#define CONFIG_COMPILER_RT_LIB_NAME "gcc"
|
|
#define CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING 1
|
|
#define CONFIG_APPTRACE_DEST_NONE 1
|
|
#define CONFIG_APPTRACE_DEST_UART_NONE 1
|
|
#define CONFIG_APPTRACE_UART_TASK_PRIO 1
|
|
#define CONFIG_APPTRACE_LOCK_ENABLE 1
|
|
#define CONFIG_BT_ENABLED 1
|
|
#define CONFIG_BT_NIMBLE_ENABLED 1
|
|
#define CONFIG_BT_CONTROLLER_ENABLED 1
|
|
#define CONFIG_BT_NIMBLE_MEM_ALLOC_MODE_INTERNAL 1
|
|
#define CONFIG_BT_NIMBLE_PINNED_TO_CORE 0
|
|
#define CONFIG_BT_NIMBLE_HOST_TASK_STACK_SIZE 5120
|
|
#define CONFIG_BT_NIMBLE_ROLE_CENTRAL 1
|
|
#define CONFIG_BT_NIMBLE_ROLE_PERIPHERAL 1
|
|
#define CONFIG_BT_NIMBLE_ROLE_BROADCASTER 1
|
|
#define CONFIG_BT_NIMBLE_ROLE_OBSERVER 1
|
|
#define CONFIG_BT_NIMBLE_GATT_CLIENT 1
|
|
#define CONFIG_BT_NIMBLE_GATT_SERVER 1
|
|
#define CONFIG_BT_NIMBLE_SECURITY_ENABLE 1
|
|
#define CONFIG_BT_NIMBLE_SM_LEGACY 1
|
|
#define CONFIG_BT_NIMBLE_SM_SC 1
|
|
#define CONFIG_BT_NIMBLE_LL_CFG_FEAT_LE_ENCRYPTION 1
|
|
#define CONFIG_BT_NIMBLE_SM_LVL 0
|
|
#define CONFIG_BT_NIMBLE_SM_SC_ONLY 0
|
|
#define CONFIG_BT_NIMBLE_NVS_PERSIST 1
|
|
#define CONFIG_BT_NIMBLE_MAX_BONDS 3
|
|
#define CONFIG_BT_NIMBLE_RPA_TIMEOUT 900
|
|
#define CONFIG_BT_NIMBLE_WHITELIST_SIZE 12
|
|
#define CONFIG_BT_NIMBLE_ENABLE_CONN_REATTEMPT 1
|
|
#define CONFIG_BT_NIMBLE_MAX_CONN_REATTEMPT 3
|
|
#define CONFIG_BT_NIMBLE_HS_PVCY 1
|
|
#define CONFIG_BT_NIMBLE_MAX_CONNECTIONS 3
|
|
#define CONFIG_BT_NIMBLE_MAX_CCCDS 8
|
|
#define CONFIG_BT_NIMBLE_CRYPTO_STACK_MBEDTLS 1
|
|
#define CONFIG_BT_NIMBLE_HS_STOP_TIMEOUT_MS 2000
|
|
#define CONFIG_BT_NIMBLE_USE_ESP_TIMER 1
|
|
#define CONFIG_BT_NIMBLE_ATT_PREFERRED_MTU 256
|
|
#define CONFIG_BT_NIMBLE_ATT_MAX_PREP_ENTRIES 64
|
|
#define CONFIG_BT_NIMBLE_GATT_MAX_PROCS 4
|
|
#define CONFIG_BT_NIMBLE_L2CAP_COC_MAX_NUM 0
|
|
#define CONFIG_BT_NIMBLE_MSYS_1_BLOCK_COUNT 24
|
|
#define CONFIG_BT_NIMBLE_MSYS_1_BLOCK_SIZE 128
|
|
#define CONFIG_BT_NIMBLE_MSYS_2_BLOCK_COUNT 24
|
|
#define CONFIG_BT_NIMBLE_MSYS_2_BLOCK_SIZE 320
|
|
#define CONFIG_BT_NIMBLE_MSYS_BUF_FROM_HEAP 1
|
|
#define CONFIG_BT_NIMBLE_TRANSPORT_ACL_FROM_LL_COUNT 24
|
|
#define CONFIG_BT_NIMBLE_TRANSPORT_ACL_SIZE 255
|
|
#define CONFIG_BT_NIMBLE_TRANSPORT_EVT_SIZE 70
|
|
#define CONFIG_BT_NIMBLE_TRANSPORT_EVT_COUNT 30
|
|
#define CONFIG_BT_NIMBLE_TRANSPORT_EVT_DISCARD_COUNT 8
|
|
#define CONFIG_BT_NIMBLE_L2CAP_COC_SDU_BUFF_COUNT 1
|
|
#define CONFIG_BT_NIMBLE_50_FEATURE_SUPPORT 1
|
|
#define CONFIG_BT_NIMBLE_LL_CFG_FEAT_LE_2M_PHY 1
|
|
#define CONFIG_BT_NIMBLE_LL_CFG_FEAT_LE_CODED_PHY 1
|
|
#define CONFIG_BT_NIMBLE_EXT_SCAN 1
|
|
#define CONFIG_BT_NIMBLE_ENABLE_PERIODIC_SYNC 1
|
|
#define CONFIG_BT_NIMBLE_MAX_PERIODIC_SYNCS 0
|
|
#define CONFIG_BT_NIMBLE_MAX_PERIODIC_ADVERTISER_LIST 5
|
|
#define CONFIG_BT_NIMBLE_PROX_SERVICE 1
|
|
#define CONFIG_BT_NIMBLE_ANS_SERVICE 1
|
|
#define CONFIG_BT_NIMBLE_CTS_SERVICE 1
|
|
#define CONFIG_BT_NIMBLE_HTP_SERVICE 1
|
|
#define CONFIG_BT_NIMBLE_IPSS_SERVICE 1
|
|
#define CONFIG_BT_NIMBLE_TPS_SERVICE 1
|
|
#define CONFIG_BT_NIMBLE_IAS_SERVICE 1
|
|
#define CONFIG_BT_NIMBLE_LLS_SERVICE 1
|
|
#define CONFIG_BT_NIMBLE_SPS_SERVICE 1
|
|
#define CONFIG_BT_NIMBLE_HR_SERVICE 1
|
|
#define CONFIG_BT_NIMBLE_BAS_SERVICE 1
|
|
#define CONFIG_BT_NIMBLE_DIS_SERVICE 1
|
|
#define CONFIG_BT_NIMBLE_GAP_SERVICE 1
|
|
#define CONFIG_BT_NIMBLE_SVC_GAP_DEVICE_NAME "nimble"
|
|
#define CONFIG_BT_NIMBLE_GAP_DEVICE_NAME_MAX_LEN 31
|
|
#define CONFIG_BT_NIMBLE_SVC_GAP_APPEARANCE 0x0
|
|
#define CONFIG_BT_NIMBLE_SVC_GAP_NAME_WRITE_PERM 0
|
|
#define CONFIG_BT_NIMBLE_SVC_GAP_NAME_WRITE_PERM_ENC 0
|
|
#define CONFIG_BT_NIMBLE_SVC_GAP_NAME_WRITE_PERM_AUTHEN 0
|
|
#define CONFIG_BT_NIMBLE_SVC_GAP_NAME_WRITE_PERM_AUTHOR 0
|
|
#define CONFIG_BT_NIMBLE_SVC_GAP_CAR_CHAR_NOT_SUPP 1
|
|
#define CONFIG_BT_NIMBLE_SVC_GAP_CENT_ADDR_RESOLUTION -1
|
|
#define CONFIG_BT_NIMBLE_SVC_GAP_APPEAR_WRITE_PERM 0
|
|
#define CONFIG_BT_NIMBLE_SVC_GAP_APPEAR_WRITE_PERM_ENC 0
|
|
#define CONFIG_BT_NIMBLE_SVC_GAP_APPEAR_WRITE_PERM_ATHN 0
|
|
#define CONFIG_BT_NIMBLE_SVC_GAP_APPEAR_WRITE_PERM_ATHR 0
|
|
#define CONFIG_BT_NIMBLE_SVC_GAP_PPCP_MAX_CONN_INTERVAL 0
|
|
#define CONFIG_BT_NIMBLE_SVC_GAP_PPCP_MIN_CONN_INTERVAL 0
|
|
#define CONFIG_BT_NIMBLE_SVC_GAP_PPCP_SLAVE_LATENCY 0
|
|
#define CONFIG_BT_NIMBLE_SVC_GAP_PPCP_SUPERVISION_TMO 0
|
|
#define CONFIG_BT_NIMBLE_BLUFI_ENABLE 1
|
|
#define CONFIG_BT_NIMBLE_EATT_CHAN_NUM 0
|
|
#define CONFIG_BT_NIMBLE_DTM_MODE_TEST 1
|
|
#define CONFIG_BT_NIMBLE_MEM_OPTIMIZATION 1
|
|
#define CONFIG_BT_NIMBLE_STATIC_TO_DYNAMIC 1
|
|
#define CONFIG_BT_NIMBLE_SM_SIGN_CNT 1
|
|
#define CONFIG_BT_NIMBLE_CPFD_CAFD 1
|
|
#define CONFIG_BT_NIMBLE_RECONFIG_MTU 1
|
|
#define CONFIG_UART_HW_FLOWCTRL_DISABLE 1
|
|
#define CONFIG_BT_NIMBLE_HCI_UART_FLOW_CTRL 0
|
|
#define CONFIG_BT_NIMBLE_HCI_UART_RTS_PIN 19
|
|
#define CONFIG_BT_NIMBLE_HCI_UART_CTS_PIN 23
|
|
#define CONFIG_BT_NIMBLE_LOG_LEVEL_INFO 1
|
|
#define CONFIG_BT_NIMBLE_LOG_LEVEL 1
|
|
#define CONFIG_BT_NIMBLE_PRINT_ERR_NAME 1
|
|
#define CONFIG_BT_NIMBLE_VS_SUPPORT 1
|
|
#define CONFIG_BT_NIMBLE_CHK_HOST_STATUS 1
|
|
#define CONFIG_BT_NIMBLE_UTIL_API 1
|
|
#define CONFIG_BT_NIMBLE_EXTRA_ADV_FIELDS 1
|
|
#define CONFIG_BT_LE_HCI_INTERFACE_USE_RAM 1
|
|
#define CONFIG_BT_LE_CONTROLLER_NPL_OS_PORTING_SUPPORT 1
|
|
#define CONFIG_BT_LE_CONTROLLER_TASK_STACK_SIZE 5120
|
|
#define CONFIG_BT_LE_LL_RESOLV_LIST_SIZE 4
|
|
#define CONFIG_BT_LE_LL_DUP_SCAN_LIST_COUNT 20
|
|
#define CONFIG_BT_LE_LL_SCA 60
|
|
#define CONFIG_BT_LE_COEX_PHY_CODED_TX_RX_TLIM_DIS 1
|
|
#define CONFIG_BT_LE_COEX_PHY_CODED_TX_RX_TLIM_EFF 0
|
|
#define CONFIG_BT_LE_LP_CLK_SRC_MAIN_XTAL 1
|
|
#define CONFIG_BT_CTRL_BLE_ADV_REPORT_FLOW_CTRL_SUPP 1
|
|
#define CONFIG_BT_CTRL_BLE_ADV_REPORT_FLOW_CTRL_NUM 100
|
|
#define CONFIG_BT_CTRL_BLE_ADV_REPORT_DISCARD_THRSHOLD 20
|
|
#define CONFIG_BT_LE_SCAN_DUPL 1
|
|
#define CONFIG_BT_LE_SCAN_DUPL_TYPE_DEVICE 1
|
|
#define CONFIG_BT_LE_SCAN_DUPL_TYPE 0
|
|
#define CONFIG_BT_LE_SCAN_DUPL_CACHE_REFRESH_PERIOD 0
|
|
#define CONFIG_BT_LE_MSYS_INIT_IN_CONTROLLER 1
|
|
#define CONFIG_BT_LE_DFT_TX_POWER_LEVEL_P9 1
|
|
#define CONFIG_BT_LE_DFT_TX_POWER_LEVEL_DBM_EFF 9
|
|
#define CONFIG_BT_CTRL_SCAN_BACKOFF_UPPERLIMITMAX 32
|
|
#define CONFIG_BT_LE_CTRL_ADV_DATA_LENGTH_ZERO_AUX 1
|
|
#define CONFIG_BT_LE_RXBUF_OPT_ENABLED 1
|
|
#define CONFIG_BT_LE_CTRL_FAST_CONN_DATA_TX_EN 1
|
|
#define CONFIG_BT_LE_EXT_ADV_RESERVED_MEMORY_COUNT 2
|
|
#define CONFIG_BT_LE_CONN_RESERVED_MEMORY_COUNT 2
|
|
#define CONFIG_BT_LE_ADV_SCHED_PRIO_LOW_LEVEL 1
|
|
#define CONFIG_BT_LE_DFT_ADV_SCHED_PRIO_LEVEL 0
|
|
#define CONFIG_BT_LE_PERIODIC_ADV_SCHED_PRIO_MID_LEVEL 1
|
|
#define CONFIG_BT_LE_DFT_PERIODIC_ADV_SCHED_PRIO_LEVEL 1
|
|
#define CONFIG_BT_LE_SYNC_SCHED_PRIO_MID_LEVEL 1
|
|
#define CONFIG_BT_LE_DFT_SYNC_SCHED_PRIO_LEVEL 1
|
|
#define CONFIG_BT_ALARM_MAX_NUM 50
|
|
#define CONFIG_BT_SMP_CRYPTO_STACK_TINYCRYPT 1
|
|
#define CONFIG_BLE_MESH 1
|
|
#define CONFIG_BLE_MESH_HCI_5_0 1
|
|
#define CONFIG_BLE_MESH_V11_SUPPORT 1
|
|
#define CONFIG_BLE_MESH_USE_DUPLICATE_SCAN 1
|
|
#define CONFIG_BLE_MESH_MEM_ALLOC_MODE_INTERNAL 1
|
|
#define CONFIG_BLE_MESH_DEINIT 1
|
|
#define CONFIG_BLE_MESH_PROV 1
|
|
#define CONFIG_BLE_MESH_PROV_EPA 1
|
|
#define CONFIG_BLE_MESH_PB_ADV 1
|
|
#define CONFIG_BLE_MESH_PROXY 1
|
|
#define CONFIG_BLE_MESH_NET_BUF_POOL_USAGE 1
|
|
#define CONFIG_BLE_MESH_SUBNET_COUNT 3
|
|
#define CONFIG_BLE_MESH_APP_KEY_COUNT 3
|
|
#define CONFIG_BLE_MESH_MODEL_KEY_COUNT 3
|
|
#define CONFIG_BLE_MESH_MODEL_GROUP_COUNT 3
|
|
#define CONFIG_BLE_MESH_LABEL_COUNT 3
|
|
#define CONFIG_BLE_MESH_CRPL 10
|
|
#define CONFIG_BLE_MESH_MSG_CACHE_SIZE 10
|
|
#define CONFIG_BLE_MESH_ADV_BUF_COUNT 60
|
|
#define CONFIG_BLE_MESH_IVU_DIVIDER 4
|
|
#define CONFIG_BLE_MESH_TX_SEG_MSG_COUNT 1
|
|
#define CONFIG_BLE_MESH_RX_SEG_MSG_COUNT 1
|
|
#define CONFIG_BLE_MESH_RX_SDU_MAX 384
|
|
#define CONFIG_BLE_MESH_TX_SEG_MAX 32
|
|
#define CONFIG_BLE_MESH_TRACE_LEVEL_WARNING 1
|
|
#define CONFIG_BLE_MESH_STACK_TRACE_LEVEL 2
|
|
#define CONFIG_BLE_MESH_NET_BUF_TRACE_LEVEL_WARNING 1
|
|
#define CONFIG_BLE_MESH_NET_BUF_TRACE_LEVEL 2
|
|
#define CONFIG_BLE_MESH_CLIENT_MSG_TIMEOUT 4000
|
|
#define CONFIG_BLE_MESH_HEALTH_SRV 1
|
|
#define CONFIG_BLE_MESH_BLOB_CHUNK_COUNT_MAX 256
|
|
#define CONFIG_BLE_MESH_ALIGN_CHUNK_SIZE_TO_MAX_SEGMENT 1
|
|
#define CONFIG_BLE_MESH_DFU_FWID_MAXLEN 16
|
|
#define CONFIG_BLE_MESH_DFU_METADATA_MAXLEN 32
|
|
#define CONFIG_BLE_MESH_DFU_URI_MAXLEN 32
|
|
#define CONFIG_BLE_MESH_DISCARD_OLD_SEQ_AUTH 1
|
|
#define CONFIG_EFUSE_MAX_BLK_LEN 256
|
|
#define CONFIG_ESP_TLS_USING_MBEDTLS 1
|
|
#define CONFIG_ESP_TLS_USE_DS_PERIPHERAL 1
|
|
#define CONFIG_ESP_TLS_DYN_BUF_STRATEGY_SUPPORTED 1
|
|
#define CONFIG_ESP_COEX_ENABLED 1
|
|
#define CONFIG_ESP_COEX_SW_COEXIST_ENABLE 1
|
|
#define CONFIG_ESP_ERR_TO_NAME_LOOKUP 1
|
|
#define CONFIG_ANA_CMPR_ISR_HANDLER_IN_IRAM 1
|
|
#define CONFIG_ANA_CMPR_OBJ_CACHE_SAFE 1
|
|
#define CONFIG_GPTIMER_ISR_HANDLER_IN_IRAM 1
|
|
#define CONFIG_GPTIMER_OBJ_CACHE_SAFE 1
|
|
#define CONFIG_I2C_MASTER_ISR_HANDLER_IN_IRAM 1
|
|
#define CONFIG_I2S_ISR_IRAM_SAFE 1
|
|
#define CONFIG_MCPWM_ISR_HANDLER_IN_IRAM 1
|
|
#define CONFIG_MCPWM_OBJ_CACHE_SAFE 1
|
|
#define CONFIG_PARLIO_TX_ISR_HANDLER_IN_IRAM 1
|
|
#define CONFIG_PARLIO_RX_ISR_HANDLER_IN_IRAM 1
|
|
#define CONFIG_PARLIO_OBJ_CACHE_SAFE 1
|
|
#define CONFIG_RMT_ENCODER_FUNC_IN_IRAM 1
|
|
#define CONFIG_RMT_TX_ISR_HANDLER_IN_IRAM 1
|
|
#define CONFIG_RMT_RX_ISR_HANDLER_IN_IRAM 1
|
|
#define CONFIG_RMT_OBJ_CACHE_SAFE 1
|
|
#define CONFIG_USJ_ENABLE_USB_SERIAL_JTAG 1
|
|
#define CONFIG_ETH_ENABLED 1
|
|
#define CONFIG_ETH_USE_SPI_ETHERNET 1
|
|
#define CONFIG_ETH_SPI_ETHERNET_DM9051 1
|
|
#define CONFIG_ETH_SPI_ETHERNET_W5500 1
|
|
#define CONFIG_ETH_SPI_ETHERNET_KSZ8851SNL 1
|
|
#define CONFIG_ESP_EVENT_POST_FROM_ISR 1
|
|
#define CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR 1
|
|
#define CONFIG_ESP_GDBSTUB_ENABLED 1
|
|
#define CONFIG_ESP_GDBSTUB_SUPPORT_TASKS 1
|
|
#define CONFIG_ESP_GDBSTUB_MAX_TASKS 32
|
|
#define CONFIG_ESPHID_TASK_SIZE_BT 2048
|
|
#define CONFIG_ESPHID_TASK_SIZE_BLE 4096
|
|
#define CONFIG_ESP_HTTP_CLIENT_ENABLE_HTTPS 1
|
|
#define CONFIG_ESP_HTTP_CLIENT_ENABLE_BASIC_AUTH 1
|
|
#define CONFIG_ESP_HTTP_CLIENT_EVENT_POST_TIMEOUT 2000
|
|
#define CONFIG_HTTPD_MAX_REQ_HDR_LEN 1024
|
|
#define CONFIG_HTTPD_MAX_URI_LEN 512
|
|
#define CONFIG_HTTPD_ERR_RESP_NO_DELAY 1
|
|
#define CONFIG_HTTPD_PURGE_BUF_LEN 32
|
|
#define CONFIG_HTTPD_WS_SUPPORT 1
|
|
#define CONFIG_HTTPD_SERVER_EVENT_POST_TIMEOUT 2000
|
|
#define CONFIG_ESP_HTTPS_OTA_EVENT_POST_TIMEOUT 2000
|
|
#define CONFIG_ESP_HTTPS_SERVER_ENABLE 1
|
|
#define CONFIG_ESP_HTTPS_SERVER_EVENT_POST_TIMEOUT 2000
|
|
#define CONFIG_ESP_HW_SUPPORT_FUNC_IN_IRAM 1
|
|
#define CONFIG_ESP32C5_REV_MIN_100 1
|
|
#define CONFIG_ESP32C5_REV_MIN_FULL 100
|
|
#define CONFIG_ESP_REV_MIN_FULL 100
|
|
#define CONFIG_ESP32C5_REV_MAX_FULL 199
|
|
#define CONFIG_ESP_REV_MAX_FULL 199
|
|
#define CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL 0
|
|
#define CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL 99
|
|
#define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA 1
|
|
#define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP 1
|
|
#define CONFIG_ESP_MAC_ADDR_UNIVERSE_BT 1
|
|
#define CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH 1
|
|
#define CONFIG_ESP_MAC_ADDR_UNIVERSE_IEEE802154 1
|
|
#define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR 1
|
|
#define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES 4
|
|
#define CONFIG_ESP32C5_UNIVERSAL_MAC_ADDRESSES_FOUR 1
|
|
#define CONFIG_ESP32C5_UNIVERSAL_MAC_ADDRESSES 4
|
|
#define CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND 1
|
|
#define CONFIG_ESP_SLEEP_PSRAM_LEAKAGE_WORKAROUND 1
|
|
#define CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND 1
|
|
#define CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY 0
|
|
#define CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS 1
|
|
#define CONFIG_RTC_CLK_SRC_INT_RC 1
|
|
#define CONFIG_RTC_CLK_CAL_CYCLES 576
|
|
#define CONFIG_RTC_FAST_CLK_SRC_RC_FAST 1
|
|
#define CONFIG_RTC_CLK_FUNC_IN_IRAM 1
|
|
#define CONFIG_RTC_TIME_FUNC_IN_IRAM 1
|
|
#define CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM 1
|
|
#define CONFIG_ESP_REGI2C_CTRL_FUNC_IN_IRAM 1
|
|
#define CONFIG_GDMA_CTRL_FUNC_IN_IRAM 1
|
|
#define CONFIG_GDMA_ISR_HANDLER_IN_IRAM 1
|
|
#define CONFIG_GDMA_OBJ_DRAM_SAFE 1
|
|
#define CONFIG_XTAL_FREQ_AUTO 1
|
|
#define CONFIG_XTAL_FREQ 0
|
|
#define CONFIG_ESP_BROWNOUT_DET 1
|
|
#define CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 1
|
|
#define CONFIG_ESP_BROWNOUT_DET_LVL 7
|
|
#define CONFIG_ESP_BROWNOUT_USE_INTR 1
|
|
#define CONFIG_ESP_CLK_RC32K_NOT_TO_USE 1
|
|
#define CONFIG_ESP_ENABLE_PVT 1
|
|
#define CONFIG_ESP_INTR_IN_IRAM 1
|
|
#define CONFIG_ESP_NETIF_IP_LOST_TIMER_INTERVAL 120
|
|
#define CONFIG_ESP_NETIF_TCPIP_LWIP 1
|
|
#define CONFIG_ESP_NETIF_USES_TCPIP_WITH_BSD_API 1
|
|
#define CONFIG_ESP_NETIF_REPORT_DATA_TRAFFIC 1
|
|
#define CONFIG_ESP_PHY_ENABLED 1
|
|
#define CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE 1
|
|
#define CONFIG_ESP_PHY_MAX_WIFI_TX_POWER 20
|
|
#define CONFIG_ESP_PHY_MAX_TX_POWER 20
|
|
#define CONFIG_ESP_PHY_REDUCE_TX_POWER 1
|
|
#define CONFIG_ESP_PHY_RF_CAL_PARTIAL 1
|
|
#define CONFIG_ESP_PHY_CALIBRATION_MODE 0
|
|
#define CONFIG_ESP_PHY_PLL_TRACK_PERIOD_MS 1000
|
|
#define CONFIG_ESP_PHY_IRAM_OPT 1
|
|
#define CONFIG_PM_SLEEP_FUNC_IN_IRAM 1
|
|
#define CONFIG_PM_SLP_IRAM_OPT 1
|
|
#define CONFIG_PM_SLP_DEFAULT_PARAMS_OPT 1
|
|
#define CONFIG_PM_POWER_DOWN_CPU_IN_LIGHT_SLEEP 1
|
|
#define CONFIG_PM_WORKAROUND_FREQ_LIMIT_ENABLED 1
|
|
#define CONFIG_SPIRAM 1
|
|
#define CONFIG_SPIRAM_MODE_QUAD 1
|
|
#define CONFIG_SPIRAM_SPEED_80M 1
|
|
#define CONFIG_SPIRAM_SPEED 80
|
|
#define CONFIG_SPIRAM_USE_MALLOC 1
|
|
#define CONFIG_SPIRAM_MALLOC_ALWAYSINTERNAL 4096
|
|
#define CONFIG_SPIRAM_TRY_ALLOCATE_WIFI_LWIP 1
|
|
#define CONFIG_SPIRAM_MALLOC_RESERVE_INTERNAL 0
|
|
#define CONFIG_ESP_ROM_PRINT_IN_IRAM 1
|
|
#define CONFIG_ESP_CRYPTO_DPA_PROTECTION_AT_STARTUP 1
|
|
#define CONFIG_ESP_CRYPTO_DPA_PROTECTION_LEVEL_LOW 1
|
|
#define CONFIG_ESP_CRYPTO_DPA_PROTECTION_LEVEL 1
|
|
#define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_240 1
|
|
#define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ 240
|
|
#define CONFIG_CACHE_L1_CACHE_SIZE 0x8000
|
|
#define CONFIG_CACHE_L1_CACHE_LINE_SIZE 32
|
|
#define CONFIG_ESP_SYSTEM_IN_IRAM 1
|
|
#define CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT 1
|
|
#define CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS 0
|
|
#define CONFIG_ESP_SYSTEM_SINGLE_CORE_MODE 1
|
|
#define CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK 1
|
|
#define CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP 1
|
|
#define CONFIG_ESP_SYSTEM_NO_BACKTRACE 1
|
|
#define CONFIG_ESP_SYSTEM_PMP_IDRAM_SPLIT 1
|
|
#define CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE 32
|
|
#define CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE 2048
|
|
#define CONFIG_ESP_MAIN_TASK_STACK_SIZE 4096
|
|
#define CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0 1
|
|
#define CONFIG_ESP_MAIN_TASK_AFFINITY 0x0
|
|
#define CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE 2048
|
|
#define CONFIG_ESP_CONSOLE_UART_DEFAULT 1
|
|
#define CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG 1
|
|
#define CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED 1
|
|
#define CONFIG_ESP_CONSOLE_UART 1
|
|
#define CONFIG_ESP_CONSOLE_UART_NUM 0
|
|
#define CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM 0
|
|
#define CONFIG_ESP_CONSOLE_UART_BAUDRATE 115200
|
|
#define CONFIG_ESP_INT_WDT 1
|
|
#define CONFIG_ESP_INT_WDT_TIMEOUT_MS 300
|
|
#define CONFIG_ESP_TASK_WDT_EN 1
|
|
#define CONFIG_ESP_TASK_WDT_INIT 1
|
|
#define CONFIG_ESP_TASK_WDT_PANIC 1
|
|
#define CONFIG_ESP_TASK_WDT_TIMEOUT_S 5
|
|
#define CONFIG_ESP_DEBUG_OCDAWARE 1
|
|
#define CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4 1
|
|
#define CONFIG_ESP_SYSTEM_HW_STACK_GUARD 1
|
|
#define CONFIG_ESP_SYSTEM_HW_PC_RECORD 1
|
|
#define CONFIG_ESP_IPC_TASK_STACK_SIZE 1024
|
|
#define CONFIG_ESP_TIMER_IN_IRAM 1
|
|
#define CONFIG_ESP_TIME_FUNCS_USE_RTC_TIMER 1
|
|
#define CONFIG_ESP_TIME_FUNCS_USE_ESP_TIMER 1
|
|
#define CONFIG_ESP_TIMER_TASK_STACK_SIZE 8192
|
|
#define CONFIG_ESP_TIMER_INTERRUPT_LEVEL 1
|
|
#define CONFIG_ESP_TIMER_TASK_AFFINITY 0x0
|
|
#define CONFIG_ESP_TIMER_TASK_AFFINITY_CPU0 1
|
|
#define CONFIG_ESP_TIMER_ISR_AFFINITY_CPU0 1
|
|
#define CONFIG_ESP_TIMER_IMPL_SYSTIMER 1
|
|
#define CONFIG_ESP_WIFI_ENABLED 1
|
|
#define CONFIG_ESP_WIFI_STATIC_RX_BUFFER_NUM 8
|
|
#define CONFIG_ESP_WIFI_DYNAMIC_RX_BUFFER_NUM 32
|
|
#define CONFIG_ESP_WIFI_STATIC_TX_BUFFER 1
|
|
#define CONFIG_ESP_WIFI_TX_BUFFER_TYPE 0
|
|
#define CONFIG_ESP_WIFI_STATIC_TX_BUFFER_NUM 8
|
|
#define CONFIG_ESP_WIFI_CACHE_TX_BUFFER_NUM 16
|
|
#define CONFIG_ESP_WIFI_STATIC_RX_MGMT_BUFFER 1
|
|
#define CONFIG_ESP_WIFI_DYNAMIC_RX_MGMT_BUF 0
|
|
#define CONFIG_ESP_WIFI_RX_MGMT_BUF_NUM_DEF 5
|
|
#define CONFIG_ESP_WIFI_CSI_ENABLED 1
|
|
#define CONFIG_ESP_WIFI_AMPDU_TX_ENABLED 1
|
|
#define CONFIG_ESP_WIFI_TX_BA_WIN 6
|
|
#define CONFIG_ESP_WIFI_AMPDU_RX_ENABLED 1
|
|
#define CONFIG_ESP_WIFI_RX_BA_WIN 16
|
|
#define CONFIG_ESP_WIFI_NVS_ENABLED 1
|
|
#define CONFIG_ESP_WIFI_SOFTAP_BEACON_MAX_LEN 752
|
|
#define CONFIG_ESP_WIFI_MGMT_SBUF_NUM 32
|
|
#define CONFIG_ESP_WIFI_EXTRA_IRAM_OPT 1
|
|
#define CONFIG_ESP_WIFI_ENABLE_WPA3_SAE 1
|
|
#define CONFIG_ESP_WIFI_ENABLE_SAE_PK 1
|
|
#define CONFIG_ESP_WIFI_ENABLE_SAE_H2E 1
|
|
#define CONFIG_ESP_WIFI_SOFTAP_SAE_SUPPORT 1
|
|
#define CONFIG_ESP_WIFI_ENABLE_WPA3_OWE_STA 1
|
|
#define CONFIG_ESP_WIFI_SLP_IRAM_OPT 1
|
|
#define CONFIG_ESP_WIFI_SLP_DEFAULT_MIN_ACTIVE_TIME 50
|
|
#define CONFIG_ESP_WIFI_BSS_MAX_IDLE_SUPPORT 1
|
|
#define CONFIG_ESP_WIFI_SLP_DEFAULT_MAX_ACTIVE_TIME 10
|
|
#define CONFIG_ESP_WIFI_SLP_DEFAULT_WAIT_BROADCAST_DATA_TIME 15
|
|
#define CONFIG_ESP_WIFI_FTM_ENABLE 1
|
|
#define CONFIG_ESP_WIFI_FTM_INITIATOR_SUPPORT 1
|
|
#define CONFIG_ESP_WIFI_FTM_RESPONDER_SUPPORT 1
|
|
#define CONFIG_ESP_WIFI_STA_DISCONNECTED_PM_ENABLE 1
|
|
#define CONFIG_ESP_WIFI_GMAC_SUPPORT 1
|
|
#define CONFIG_ESP_WIFI_SOFTAP_SUPPORT 1
|
|
#define CONFIG_ESP_WIFI_ESPNOW_MAX_ENCRYPT_NUM 7
|
|
#define CONFIG_ESP_WIFI_MBEDTLS_CRYPTO 1
|
|
#define CONFIG_ESP_WIFI_MBEDTLS_TLS_CLIENT 1
|
|
#define CONFIG_ESP_WIFI_TX_HETB_QUEUE_NUM 3
|
|
#define CONFIG_ESP_WIFI_ENTERPRISE_SUPPORT 1
|
|
#define CONFIG_ESP_COREDUMP_ENABLE_TO_FLASH 1
|
|
#define CONFIG_ESP_COREDUMP_DATA_FORMAT_ELF 1
|
|
#define CONFIG_ESP_COREDUMP_CHECKSUM_CRC32 1
|
|
#define CONFIG_ESP_COREDUMP_CHECK_BOOT 1
|
|
#define CONFIG_ESP_COREDUMP_ENABLE 1
|
|
#define CONFIG_ESP_COREDUMP_LOGS 1
|
|
#define CONFIG_ESP_COREDUMP_MAX_TASKS_NUM 64
|
|
#define CONFIG_ESP_COREDUMP_USE_STACK_SIZE 1
|
|
#define CONFIG_ESP_COREDUMP_STACK_SIZE 1792
|
|
#define CONFIG_ESP_COREDUMP_SUMMARY_STACKDUMP_SIZE 1024
|
|
#define CONFIG_FATFS_VOLUME_COUNT 2
|
|
#define CONFIG_FATFS_LFN_STACK 1
|
|
#define CONFIG_FATFS_SECTOR_4096 1
|
|
#define CONFIG_FATFS_CODEPAGE_850 1
|
|
#define CONFIG_FATFS_CODEPAGE 850
|
|
#define CONFIG_FATFS_MAX_LFN 255
|
|
#define CONFIG_FATFS_API_ENCODING_UTF_8 1
|
|
#define CONFIG_FATFS_FS_LOCK 0
|
|
#define CONFIG_FATFS_TIMEOUT_MS 10000
|
|
#define CONFIG_FATFS_PER_FILE_CACHE 1
|
|
#define CONFIG_FATFS_ALLOC_PREFER_EXTRAM 1
|
|
#define CONFIG_FATFS_USE_STRFUNC_NONE 1
|
|
#define CONFIG_FATFS_VFS_FSTAT_BLKSIZE 0
|
|
#define CONFIG_FATFS_USE_LABEL 1
|
|
#define CONFIG_FATFS_LINK_LOCK 1
|
|
#define CONFIG_FATFS_DONT_TRUST_FREE_CLUSTER_CNT 0
|
|
#define CONFIG_FATFS_DONT_TRUST_LAST_ALLOC 0
|
|
#define CONFIG_FREERTOS_UNICORE 1
|
|
#define CONFIG_FREERTOS_HZ 1000
|
|
#define CONFIG_FREERTOS_OPTIMIZED_SCHEDULER 1
|
|
#define CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY 1
|
|
#define CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS 1
|
|
#define CONFIG_FREERTOS_IDLE_TASK_STACKSIZE 2304
|
|
#define CONFIG_FREERTOS_MAX_TASK_NAME_LEN 16
|
|
#define CONFIG_FREERTOS_ENABLE_BACKWARD_COMPATIBILITY 1
|
|
#define CONFIG_FREERTOS_USE_TIMERS 1
|
|
#define CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME "Tmr Svc"
|
|
#define CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY 1
|
|
#define CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY 0x7FFFFFFF
|
|
#define CONFIG_FREERTOS_TIMER_TASK_PRIORITY 1
|
|
#define CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH 2048
|
|
#define CONFIG_FREERTOS_TIMER_QUEUE_LENGTH 10
|
|
#define CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE 0
|
|
#define CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES 1
|
|
#define CONFIG_FREERTOS_USE_TRACE_FACILITY 1
|
|
#define CONFIG_FREERTOS_USE_STATS_FORMATTING_FUNCTIONS 1
|
|
#define CONFIG_FREERTOS_VTASKLIST_INCLUDE_COREID 1
|
|
#define CONFIG_FREERTOS_GENERATE_RUN_TIME_STATS 1
|
|
#define CONFIG_FREERTOS_RUN_TIME_COUNTER_TYPE_U32 1
|
|
#define CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER 1
|
|
#define CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS 1
|
|
#define CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER 1
|
|
#define CONFIG_FREERTOS_ISR_STACKSIZE 2096
|
|
#define CONFIG_FREERTOS_INTERRUPT_BACKTRACE 1
|
|
#define CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER 1
|
|
#define CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1 1
|
|
#define CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER 1
|
|
#define CONFIG_FREERTOS_RUN_TIME_STATS_USING_ESP_TIMER 1
|
|
#define CONFIG_FREERTOS_TASK_CREATE_ALLOW_EXT_MEM 1
|
|
#define CONFIG_FREERTOS_PORT 1
|
|
#define CONFIG_FREERTOS_NO_AFFINITY 0x7FFFFFFF
|
|
#define CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION 1
|
|
#define CONFIG_FREERTOS_DEBUG_OCDAWARE 1
|
|
#define CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT 1
|
|
#define CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH 1
|
|
#define CONFIG_FREERTOS_NUMBER_OF_CORES 1
|
|
#define CONFIG_FREERTOS_IN_IRAM 1
|
|
#define CONFIG_HAL_ASSERTION_EQUALS_SYSTEM 1
|
|
#define CONFIG_HAL_DEFAULT_ASSERTION_LEVEL 2
|
|
#define CONFIG_HAL_SYSTIMER_USE_ROM_IMPL 1
|
|
#define CONFIG_HAL_WDT_USE_ROM_IMPL 1
|
|
#define CONFIG_HEAP_POISONING_LIGHT 1
|
|
#define CONFIG_HEAP_TRACING_OFF 1
|
|
#define CONFIG_HEAP_TLSF_USE_ROM_IMPL 1
|
|
#define CONFIG_IEEE802154_ENABLED 1
|
|
#define CONFIG_IEEE802154_RX_BUFFER_SIZE 20
|
|
#define CONFIG_IEEE802154_CCA_ED 1
|
|
#define CONFIG_IEEE802154_CCA_MODE 1
|
|
#define CONFIG_IEEE802154_CCA_THRESHOLD -75
|
|
#define CONFIG_IEEE802154_PENDING_TABLE_SIZE 20
|
|
#define CONFIG_IEEE802154_INTERFACE_NUM 1
|
|
#define CONFIG_IEEE802154_TIMING_OPTIMIZATION 1
|
|
#define CONFIG_LOG_VERSION_1 1
|
|
#define CONFIG_LOG_VERSION 1
|
|
#define CONFIG_LOG_DEFAULT_LEVEL_ERROR 1
|
|
#define CONFIG_LOG_DEFAULT_LEVEL 1
|
|
#define CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT 1
|
|
#define CONFIG_LOG_MAXIMUM_LEVEL 1
|
|
#define CONFIG_LOG_DYNAMIC_LEVEL_CONTROL 1
|
|
#define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST 1
|
|
#define CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP 1
|
|
#define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE 31
|
|
#define CONFIG_LOG_TIMESTAMP_SOURCE_RTOS 1
|
|
#define CONFIG_LOG_MODE_TEXT_EN 1
|
|
#define CONFIG_LOG_MODE_TEXT 1
|
|
#define CONFIG_LOG_IN_IRAM 1
|
|
#define CONFIG_LWIP_ENABLE 1
|
|
#define CONFIG_LWIP_LOCAL_HOSTNAME "espressif"
|
|
#define CONFIG_LWIP_TCPIP_TASK_PRIO 18
|
|
#define CONFIG_LWIP_TCPIP_CORE_LOCKING 1
|
|
#define CONFIG_LWIP_CHECK_THREAD_SAFETY 1
|
|
#define CONFIG_LWIP_DNS_SUPPORT_MDNS_QUERIES 1
|
|
#define CONFIG_LWIP_TIMERS_ONDEMAND 1
|
|
#define CONFIG_LWIP_ND6 1
|
|
#define CONFIG_LWIP_MAX_SOCKETS 16
|
|
#define CONFIG_LWIP_SO_REUSE 1
|
|
#define CONFIG_LWIP_SO_REUSE_RXTOALL 1
|
|
#define CONFIG_LWIP_SO_RCVBUF 1
|
|
#define CONFIG_LWIP_IP_DEFAULT_TTL 64
|
|
#define CONFIG_LWIP_IP4_FRAG 1
|
|
#define CONFIG_LWIP_IP6_FRAG 1
|
|
#define CONFIG_LWIP_IP_REASS_MAX_PBUFS 10
|
|
#define CONFIG_LWIP_IP_FORWARD 1
|
|
#define CONFIG_LWIP_IPV4_NAPT 1
|
|
#define CONFIG_LWIP_IPV4_NAPT_PORTMAP 1
|
|
#define CONFIG_LWIP_ESP_GRATUITOUS_ARP 1
|
|
#define CONFIG_LWIP_GARP_TMR_INTERVAL 60
|
|
#define CONFIG_LWIP_ESP_MLDV6_REPORT 1
|
|
#define CONFIG_LWIP_MLDV6_TMR_INTERVAL 40
|
|
#define CONFIG_LWIP_TCPIP_RECVMBOX_SIZE 32
|
|
#define CONFIG_LWIP_DHCP_DOES_ARP_CHECK 1
|
|
#define CONFIG_LWIP_DHCP_DISABLE_VENDOR_CLASS_ID 1
|
|
#define CONFIG_LWIP_DHCP_OPTIONS_LEN 128
|
|
#define CONFIG_LWIP_NUM_NETIF_CLIENT_DATA 0
|
|
#define CONFIG_LWIP_DHCP_COARSE_TIMER_SECS 1
|
|
#define CONFIG_LWIP_DHCPS 1
|
|
#define CONFIG_LWIP_DHCPS_LEASE_UNIT 60
|
|
#define CONFIG_LWIP_DHCPS_MAX_STATION_NUM 8
|
|
#define CONFIG_LWIP_DHCPS_STATIC_ENTRIES 1
|
|
#define CONFIG_LWIP_DHCPS_ADD_DNS 1
|
|
#define CONFIG_LWIP_IPV4 1
|
|
#define CONFIG_LWIP_IPV6 1
|
|
#define CONFIG_LWIP_IPV6_AUTOCONFIG 1
|
|
#define CONFIG_LWIP_IPV6_NUM_ADDRESSES 8
|
|
#define CONFIG_LWIP_IPV6_RDNSS_MAX_DNS_SERVERS 2
|
|
#define CONFIG_LWIP_IPV6_DHCP6 1
|
|
#define CONFIG_LWIP_NETIF_LOOPBACK 1
|
|
#define CONFIG_LWIP_LOOPBACK_MAX_PBUFS 8
|
|
#define CONFIG_LWIP_MAX_ACTIVE_TCP 16
|
|
#define CONFIG_LWIP_MAX_LISTENING_TCP 16
|
|
#define CONFIG_LWIP_TCP_HIGH_SPEED_RETRANSMISSION 1
|
|
#define CONFIG_LWIP_TCP_MAXRTX 12
|
|
#define CONFIG_LWIP_TCP_SYNMAXRTX 6
|
|
#define CONFIG_LWIP_TCP_MSS 1436
|
|
#define CONFIG_LWIP_TCP_TMR_INTERVAL 250
|
|
#define CONFIG_LWIP_TCP_MSL 60000
|
|
#define CONFIG_LWIP_TCP_FIN_WAIT_TIMEOUT 20000
|
|
#define CONFIG_LWIP_TCP_SND_BUF_DEFAULT 5744
|
|
#define CONFIG_LWIP_TCP_WND_DEFAULT 5760
|
|
#define CONFIG_LWIP_TCP_RECVMBOX_SIZE 6
|
|
#define CONFIG_LWIP_TCP_ACCEPTMBOX_SIZE 6
|
|
#define CONFIG_LWIP_TCP_QUEUE_OOSEQ 1
|
|
#define CONFIG_LWIP_TCP_OOSEQ_TIMEOUT 6
|
|
#define CONFIG_LWIP_TCP_OOSEQ_MAX_PBUFS 0
|
|
#define CONFIG_LWIP_TCP_SACK_OUT 1
|
|
#define CONFIG_LWIP_TCP_OVERSIZE_MSS 1
|
|
#define CONFIG_LWIP_TCP_RTO_TIME 3000
|
|
#define CONFIG_LWIP_MAX_UDP_PCBS 16
|
|
#define CONFIG_LWIP_UDP_RECVMBOX_SIZE 6
|
|
#define CONFIG_LWIP_CHECKSUM_CHECK_ICMP 1
|
|
#define CONFIG_LWIP_TCPIP_TASK_STACK_SIZE 4096
|
|
#define CONFIG_LWIP_TCPIP_TASK_AFFINITY_CPU0 1
|
|
#define CONFIG_LWIP_TCPIP_TASK_AFFINITY 0x0
|
|
#define CONFIG_LWIP_IPV6_MEMP_NUM_ND6_QUEUE 3
|
|
#define CONFIG_LWIP_IPV6_ND6_NUM_NEIGHBORS 5
|
|
#define CONFIG_LWIP_IPV6_ND6_NUM_PREFIXES 5
|
|
#define CONFIG_LWIP_IPV6_ND6_NUM_ROUTERS 3
|
|
#define CONFIG_LWIP_IPV6_ND6_NUM_DESTINATIONS 10
|
|
#define CONFIG_LWIP_PPP_SUPPORT 1
|
|
#define CONFIG_LWIP_PPP_ENABLE_IPV4 1
|
|
#define CONFIG_LWIP_PPP_NOTIFY_PHASE_SUPPORT 1
|
|
#define CONFIG_LWIP_PPP_PAP_SUPPORT 1
|
|
#define CONFIG_LWIP_PPP_VJ_HEADER_COMPRESSION 1
|
|
#define CONFIG_LWIP_ICMP 1
|
|
#define CONFIG_LWIP_MULTICAST_PING 1
|
|
#define CONFIG_LWIP_BROADCAST_PING 1
|
|
#define CONFIG_LWIP_MAX_RAW_PCBS 16
|
|
#define CONFIG_LWIP_SNTP_MAX_SERVERS 3
|
|
#define CONFIG_LWIP_DHCP_GET_NTP_SRV 1
|
|
#define CONFIG_LWIP_DHCP_MAX_NTP_SERVERS 1
|
|
#define CONFIG_LWIP_SNTP_UPDATE_DELAY 10800000
|
|
#define CONFIG_LWIP_SNTP_STARTUP_DELAY 1
|
|
#define CONFIG_LWIP_SNTP_MAXIMUM_STARTUP_DELAY 5000
|
|
#define CONFIG_LWIP_DNS_MAX_HOST_IP 1
|
|
#define CONFIG_LWIP_DNS_MAX_SERVERS 3
|
|
#define CONFIG_LWIP_BRIDGEIF_MAX_PORTS 7
|
|
#define CONFIG_LWIP_ESP_LWIP_ASSERT 1
|
|
#define CONFIG_LWIP_HOOK_TCP_ISN_DEFAULT 1
|
|
#define CONFIG_LWIP_HOOK_IP6_ROUTE_DEFAULT 1
|
|
#define CONFIG_LWIP_HOOK_ND6_GET_GW_DEFAULT 1
|
|
#define CONFIG_LWIP_HOOK_IP6_SELECT_SRC_ADDR_DEFAULT 1
|
|
#define CONFIG_LWIP_HOOK_DHCP_EXTRA_OPTION_NONE 1
|
|
#define CONFIG_LWIP_HOOK_NETCONN_EXT_RESOLVE_DEFAULT 1
|
|
#define CONFIG_LWIP_HOOK_DNS_EXT_RESOLVE_NONE 1
|
|
#define CONFIG_LWIP_HOOK_IP6_INPUT_DEFAULT 1
|
|
#define CONFIG_MBEDTLS_INTERNAL_MEM_ALLOC 1
|
|
#define CONFIG_MBEDTLS_SSL_MAX_CONTENT_LEN 16384
|
|
#define CONFIG_MBEDTLS_SSL_KEEP_PEER_CERTIFICATE 1
|
|
#define CONFIG_MBEDTLS_PKCS7_C 1
|
|
#define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE 1
|
|
#define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_DEFAULT_FULL 1
|
|
#define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_MAX_CERTS 200
|
|
#define CONFIG_MBEDTLS_CMAC_C 1
|
|
#define CONFIG_MBEDTLS_HARDWARE_AES 1
|
|
#define CONFIG_MBEDTLS_AES_USE_INTERRUPT 1
|
|
#define CONFIG_MBEDTLS_AES_INTERRUPT_LEVEL 0
|
|
#define CONFIG_MBEDTLS_GCM_SUPPORT_NON_AES_CIPHER 1
|
|
#define CONFIG_MBEDTLS_HARDWARE_MPI 1
|
|
#define CONFIG_MBEDTLS_LARGE_KEY_SOFTWARE_MPI 1
|
|
#define CONFIG_MBEDTLS_MPI_USE_INTERRUPT 1
|
|
#define CONFIG_MBEDTLS_MPI_INTERRUPT_LEVEL 0
|
|
#define CONFIG_MBEDTLS_HARDWARE_SHA 1
|
|
#define CONFIG_MBEDTLS_HARDWARE_ECC 1
|
|
#define CONFIG_MBEDTLS_ECC_OTHER_CURVES_SOFT_FALLBACK 1
|
|
#define CONFIG_MBEDTLS_ROM_MD5 1
|
|
#define CONFIG_MBEDTLS_HARDWARE_ECDSA_VERIFY 1
|
|
#define CONFIG_MBEDTLS_HAVE_TIME 1
|
|
#define CONFIG_MBEDTLS_ECDSA_DETERMINISTIC 1
|
|
#define CONFIG_MBEDTLS_SHA1_C 1
|
|
#define CONFIG_MBEDTLS_SHA512_C 1
|
|
#define CONFIG_MBEDTLS_TLS_SERVER_AND_CLIENT 1
|
|
#define CONFIG_MBEDTLS_TLS_SERVER 1
|
|
#define CONFIG_MBEDTLS_TLS_CLIENT 1
|
|
#define CONFIG_MBEDTLS_TLS_ENABLED 1
|
|
#define CONFIG_MBEDTLS_PSK_MODES 1
|
|
#define CONFIG_MBEDTLS_KEY_EXCHANGE_PSK 1
|
|
#define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_PSK 1
|
|
#define CONFIG_MBEDTLS_KEY_EXCHANGE_RSA_PSK 1
|
|
#define CONFIG_MBEDTLS_KEY_EXCHANGE_RSA 1
|
|
#define CONFIG_MBEDTLS_KEY_EXCHANGE_ELLIPTIC_CURVE 1
|
|
#define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_RSA 1
|
|
#define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_ECDSA 1
|
|
#define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_ECDSA 1
|
|
#define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_RSA 1
|
|
#define CONFIG_MBEDTLS_KEY_EXCHANGE_ECJPAKE 1
|
|
#define CONFIG_MBEDTLS_SSL_RENEGOTIATION 1
|
|
#define CONFIG_MBEDTLS_SSL_PROTO_TLS1_2 1
|
|
#define CONFIG_MBEDTLS_SSL_PROTO_DTLS 1
|
|
#define CONFIG_MBEDTLS_SSL_ALPN 1
|
|
#define CONFIG_MBEDTLS_CLIENT_SSL_SESSION_TICKETS 1
|
|
#define CONFIG_MBEDTLS_SERVER_SSL_SESSION_TICKETS 1
|
|
#define CONFIG_MBEDTLS_AES_C 1
|
|
#define CONFIG_MBEDTLS_CAMELLIA_C 1
|
|
#define CONFIG_MBEDTLS_CCM_C 1
|
|
#define CONFIG_MBEDTLS_GCM_C 1
|
|
#define CONFIG_MBEDTLS_PEM_PARSE_C 1
|
|
#define CONFIG_MBEDTLS_PEM_WRITE_C 1
|
|
#define CONFIG_MBEDTLS_X509_CRL_PARSE_C 1
|
|
#define CONFIG_MBEDTLS_X509_CSR_PARSE_C 1
|
|
#define CONFIG_MBEDTLS_ECP_C 1
|
|
#define CONFIG_MBEDTLS_PK_PARSE_EC_EXTENDED 1
|
|
#define CONFIG_MBEDTLS_PK_PARSE_EC_COMPRESSED 1
|
|
#define CONFIG_MBEDTLS_ECDH_C 1
|
|
#define CONFIG_MBEDTLS_ECDSA_C 1
|
|
#define CONFIG_MBEDTLS_ECJPAKE_C 1
|
|
#define CONFIG_MBEDTLS_ECP_DP_SECP192R1_ENABLED 1
|
|
#define CONFIG_MBEDTLS_ECP_DP_SECP224R1_ENABLED 1
|
|
#define CONFIG_MBEDTLS_ECP_DP_SECP256R1_ENABLED 1
|
|
#define CONFIG_MBEDTLS_ECP_DP_SECP384R1_ENABLED 1
|
|
#define CONFIG_MBEDTLS_ECP_DP_SECP521R1_ENABLED 1
|
|
#define CONFIG_MBEDTLS_ECP_DP_SECP192K1_ENABLED 1
|
|
#define CONFIG_MBEDTLS_ECP_DP_SECP224K1_ENABLED 1
|
|
#define CONFIG_MBEDTLS_ECP_DP_SECP256K1_ENABLED 1
|
|
#define CONFIG_MBEDTLS_ECP_DP_BP256R1_ENABLED 1
|
|
#define CONFIG_MBEDTLS_ECP_DP_BP384R1_ENABLED 1
|
|
#define CONFIG_MBEDTLS_ECP_DP_BP512R1_ENABLED 1
|
|
#define CONFIG_MBEDTLS_ECP_DP_CURVE25519_ENABLED 1
|
|
#define CONFIG_MBEDTLS_ECP_NIST_OPTIM 1
|
|
#define CONFIG_MBEDTLS_HKDF_C 1
|
|
#define CONFIG_MBEDTLS_ERROR_STRINGS 1
|
|
#define CONFIG_MBEDTLS_FS_IO 1
|
|
#define CONFIG_MQTT_PROTOCOL_311 1
|
|
#define CONFIG_MQTT_TRANSPORT_SSL 1
|
|
#define CONFIG_MQTT_TRANSPORT_WEBSOCKET 1
|
|
#define CONFIG_MQTT_TRANSPORT_WEBSOCKET_SECURE 1
|
|
#define CONFIG_LIBC_NEWLIB 1
|
|
#define CONFIG_LIBC_MISC_IN_IRAM 1
|
|
#define CONFIG_LIBC_LOCKS_PLACE_IN_IRAM 1
|
|
#define CONFIG_LIBC_STDOUT_LINE_ENDING_CRLF 1
|
|
#define CONFIG_LIBC_STDIN_LINE_ENDING_CR 1
|
|
#define CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT 1
|
|
#define CONFIG_OPENTHREAD_ENABLED 1
|
|
#define CONFIG_OPENTHREAD_TASK_NAME "ot_main"
|
|
#define CONFIG_OPENTHREAD_TASK_SIZE 8192
|
|
#define CONFIG_OPENTHREAD_TASK_PRIORITY 5
|
|
#define CONFIG_OPENTHREAD_PACKAGE_NAME "openthread-esp32"
|
|
#define CONFIG_OPENTHREAD_PLATFORM_INFO "esp32c5"
|
|
#define CONFIG_OPENTHREAD_CONSOLE_ENABLE 1
|
|
#define CONFIG_OPENTHREAD_CONSOLE_TYPE_UART 1
|
|
#define CONFIG_OPENTHREAD_CLI 1
|
|
#define CONFIG_OPENTHREAD_CONSOLE_COMMAND_PREFIX "ot"
|
|
#define CONFIG_OPENTHREAD_NETWORK_NAME "OpenThread-ESP"
|
|
#define CONFIG_OPENTHREAD_MESH_LOCAL_PREFIX "fd00:db8:a0:0::/64"
|
|
#define CONFIG_OPENTHREAD_NETWORK_CHANNEL 15
|
|
#define CONFIG_OPENTHREAD_NETWORK_PANID 0x1234
|
|
#define CONFIG_OPENTHREAD_NETWORK_EXTPANID "dead00beef00cafe"
|
|
#define CONFIG_OPENTHREAD_NETWORK_MASTERKEY "00112233445566778899aabbccddeeff"
|
|
#define CONFIG_OPENTHREAD_NETWORK_PSKC "104810e2315100afd6bc9215a6bfac53"
|
|
#define CONFIG_OPENTHREAD_FTD 1
|
|
#define CONFIG_OPENTHREAD_RADIO_NATIVE 1
|
|
#define CONFIG_OPENTHREAD_COMMISSIONER 1
|
|
#define CONFIG_OPENTHREAD_COMM_MAX_JOINER_ENTRIES 2
|
|
#define CONFIG_OPENTHREAD_JOINER 1
|
|
#define CONFIG_OPENTHREAD_SRP_CLIENT 1
|
|
#define CONFIG_OPENTHREAD_SRP_CLIENT_MAX_SERVICES 5
|
|
#define CONFIG_OPENTHREAD_DNS_CLIENT 1
|
|
#define CONFIG_OPENTHREAD_CSL_ACCURACY 50
|
|
#define CONFIG_OPENTHREAD_CSL_UNCERTAIN 0
|
|
#define CONFIG_OPENTHREAD_DIAG 1
|
|
#define CONFIG_OPENTHREAD_PARENT_SEARCH_CHECK_INTERVAL_MINS 9
|
|
#define CONFIG_OPENTHREAD_PARENT_SEARCH_BACKOFF_INTERVAL_MINS 600
|
|
#define CONFIG_OPENTHREAD_PARENT_SEARCH_RSS_THRESHOLD -65
|
|
#define CONFIG_OPENTHREAD_PARENT_SEARCH_RESELECT_TIMEOUT_MINS 90
|
|
#define CONFIG_OPENTHREAD_PARENT_SEARCH_RSS_MARGIN 7
|
|
#define CONFIG_OPENTHREAD_PLATFORM_MALLOC_CAP_SPIRAM 1
|
|
#define CONFIG_OPENTHREAD_PLATFORM_MSGPOOL_MANAGEMENT 1
|
|
#define CONFIG_OPENTHREAD_ADDRESS_QUERY_TIMEOUT 3
|
|
#define CONFIG_OPENTHREAD_ADDRESS_QUERY_RETRY_DELAY 15
|
|
#define CONFIG_OPENTHREAD_ADDRESS_QUERY_MAX_RETRY_DELAY 120
|
|
#define CONFIG_OPENTHREAD_PREFERRED_CHANNEL_MASK 0x7fff800
|
|
#define CONFIG_OPENTHREAD_SUPPORTED_CHANNEL_MASK 0x7fff800
|
|
#define CONFIG_OPENTHREAD_NUM_MESSAGE_BUFFERS 1024
|
|
#define CONFIG_OPENTHREAD_XTAL_ACCURACY 10
|
|
#define CONFIG_OPENTHREAD_BUS_LATENCY 4000
|
|
#define CONFIG_OPENTHREAD_MLE_MAX_CHILDREN 10
|
|
#define CONFIG_OPENTHREAD_TMF_ADDR_CACHE_ENTRIES 20
|
|
#define CONFIG_OPENTHREAD_UART_BUFFER_SIZE 2048
|
|
#define CONFIG_OPENTHREAD_MAC_MAX_CSMA_BACKOFFS_DIRECT 4
|
|
#define CONFIG_OPENTHREAD_LOG_LEVEL_DYNAMIC 1
|
|
#define CONFIG_OPENTHREAD_SPINEL_RX_FRAME_BUFFER_SIZE 2048
|
|
#define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_0 1
|
|
#define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_1 1
|
|
#define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_2 1
|
|
#define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_PATCH_VERSION 1
|
|
#define CONFIG_PTHREAD_TASK_PRIO_DEFAULT 5
|
|
#define CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT 2048
|
|
#define CONFIG_PTHREAD_STACK_MIN 768
|
|
#define CONFIG_PTHREAD_TASK_CORE_DEFAULT -1
|
|
#define CONFIG_PTHREAD_TASK_NAME_DEFAULT "pthread"
|
|
#define CONFIG_MMU_PAGE_SIZE_64KB 1
|
|
#define CONFIG_MMU_PAGE_MODE "64KB"
|
|
#define CONFIG_MMU_PAGE_SIZE 0x10000
|
|
#define CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC 1
|
|
#define CONFIG_SPI_FLASH_BROWNOUT_RESET 1
|
|
#define CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US 50
|
|
#define CONFIG_SPI_FLASH_SUSPEND_TRS_VAL_US 50
|
|
#define CONFIG_SPI_FLASH_PLACE_FUNCTIONS_IN_IRAM 1
|
|
#define CONFIG_SPI_FLASH_ROM_DRIVER_PATCH 1
|
|
#define CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS 1
|
|
#define CONFIG_SPI_FLASH_YIELD_DURING_ERASE 1
|
|
#define CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS 10
|
|
#define CONFIG_SPI_FLASH_ERASE_YIELD_TICKS 2
|
|
#define CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE 4096
|
|
#define CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORT_ENABLED 1
|
|
#define CONFIG_SPI_FLASH_VENDOR_GD_SUPPORT_ENABLED 1
|
|
#define CONFIG_SPI_FLASH_VENDOR_BOYA_SUPPORT_ENABLED 1
|
|
#define CONFIG_SPI_FLASH_SUPPORT_GD_CHIP 1
|
|
#define CONFIG_SPI_FLASH_SUPPORT_BOYA_CHIP 1
|
|
#define CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE 1
|
|
#define CONFIG_SPI_FLASH_FREQ_LIMIT_C5_240MHZ 1
|
|
#define CONFIG_SPIFFS_MAX_PARTITIONS 3
|
|
#define CONFIG_SPIFFS_CACHE 1
|
|
#define CONFIG_SPIFFS_CACHE_WR 1
|
|
#define CONFIG_SPIFFS_PAGE_CHECK 1
|
|
#define CONFIG_SPIFFS_GC_MAX_RUNS 10
|
|
#define CONFIG_SPIFFS_PAGE_SIZE 256
|
|
#define CONFIG_SPIFFS_OBJ_NAME_LEN 32
|
|
#define CONFIG_SPIFFS_USE_MAGIC 1
|
|
#define CONFIG_SPIFFS_USE_MAGIC_LENGTH 1
|
|
#define CONFIG_SPIFFS_META_LENGTH 4
|
|
#define CONFIG_SPIFFS_USE_MTIME 1
|
|
#define CONFIG_WS_TRANSPORT 1
|
|
#define CONFIG_WS_BUFFER_SIZE 1024
|
|
#define CONFIG_UNITY_ENABLE_FLOAT 1
|
|
#define CONFIG_UNITY_ENABLE_DOUBLE 1
|
|
#define CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER 1
|
|
#define CONFIG_VFS_SUPPORT_IO 1
|
|
#define CONFIG_VFS_SUPPORT_DIR 1
|
|
#define CONFIG_VFS_SUPPORT_SELECT 1
|
|
#define CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT 1
|
|
#define CONFIG_VFS_SUPPORT_TERMIOS 1
|
|
#define CONFIG_VFS_MAX_COUNT 8
|
|
#define CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS 1
|
|
#define CONFIG_VFS_INITIALIZE_DEV_NULL 1
|
|
#define CONFIG_WL_SECTOR_SIZE_4096 1
|
|
#define CONFIG_WL_SECTOR_SIZE 4096
|
|
#define CONFIG_WIFI_PROV_SCAN_MAX_ENTRIES 16
|
|
#define CONFIG_WIFI_PROV_AUTOSTOP_TIMEOUT 30
|
|
#define CONFIG_WIFI_PROV_BLE_SEC_CONN 1
|
|
#define CONFIG_WIFI_PROV_STA_ALL_CHANNEL_SCAN 1
|
|
#define CONFIG_DSP_ANSI 1
|
|
#define CONFIG_DSP_OPTIMIZATION 0
|
|
#define CONFIG_DSP_MAX_FFT_SIZE_4096 1
|
|
#define CONFIG_DSP_MAX_FFT_SIZE 4096
|
|
#define CONFIG_FMB_COMM_MODE_TCP_EN 1
|
|
#define CONFIG_FMB_TCP_PORT_DEFAULT 502
|
|
#define CONFIG_FMB_TCP_PORT_MAX_CONN 5
|
|
#define CONFIG_FMB_TCP_CONNECTION_TOUT_SEC 20
|
|
#define CONFIG_FMB_COMM_MODE_RTU_EN 1
|
|
#define CONFIG_FMB_COMM_MODE_ASCII_EN 1
|
|
#define CONFIG_FMB_MASTER_TIMEOUT_MS_RESPOND 3000
|
|
#define CONFIG_FMB_MASTER_DELAY_MS_CONVERT 200
|
|
#define CONFIG_FMB_QUEUE_LENGTH 20
|
|
#define CONFIG_FMB_PORT_TASK_STACK_SIZE 4096
|
|
#define CONFIG_FMB_SERIAL_BUF_SIZE 256
|
|
#define CONFIG_FMB_SERIAL_ASCII_BITS_PER_SYMB 8
|
|
#define CONFIG_FMB_ASCII_TIMEOUT_WAIT_BEFORE_SEND_MS 0
|
|
#define CONFIG_FMB_SERIAL_ASCII_TIMEOUT_RESPOND_MS 1000
|
|
#define CONFIG_FMB_PORT_TASK_PRIO 10
|
|
#define CONFIG_FMB_PORT_TASK_AFFINITY 0x7FFFFFFF
|
|
#define CONFIG_FMB_CONTROLLER_NOTIFY_TIMEOUT 20
|
|
#define CONFIG_FMB_CONTROLLER_NOTIFY_QUEUE_SIZE 20
|
|
#define CONFIG_FMB_CONTROLLER_STACK_SIZE 4096
|
|
#define CONFIG_FMB_EVENT_QUEUE_TIMEOUT 20
|
|
#define CONFIG_FMB_TIMER_PORT_ENABLED 1
|
|
#define CONFIG_SERIAL_FLASHER_MD5_ENABLED 1
|
|
#define CONFIG_SERIAL_FLASHER_RESET_HOLD_TIME_MS 100
|
|
#define CONFIG_SERIAL_FLASHER_BOOT_HOLD_TIME_MS 50
|
|
#define CONFIG_ZB_ENABLED 1
|
|
#define CONFIG_ZB_ZED 1
|
|
#define CONFIG_ZB_RADIO_NATIVE 1
|
|
#define CONFIG_DIAG_DATA_STORE_RTC 1
|
|
#define CONFIG_DIAG_DATA_STORE_REPORTING_WATERMARK_PERCENT 80
|
|
#define CONFIG_RTC_STORE_DATA_SIZE 6144
|
|
#define CONFIG_RTC_STORE_CRITICAL_DATA_SIZE 4096
|
|
#define CONFIG_DIAG_LOG_MSG_ARG_FORMAT_TLV 1
|
|
#define CONFIG_DIAG_LOG_MSG_ARG_MAX_SIZE 64
|
|
#define CONFIG_DIAG_LOG_DROP_WIFI_LOGS 1
|
|
#define CONFIG_DIAG_ENABLE_METRICS 1
|
|
#define CONFIG_DIAG_METRICS_MAX_COUNT 20
|
|
#define CONFIG_DIAG_ENABLE_HEAP_METRICS 1
|
|
#define CONFIG_DIAG_ENABLE_WIFI_METRICS 1
|
|
#define CONFIG_DIAG_ENABLE_VARIABLES 1
|
|
#define CONFIG_DIAG_VARIABLES_MAX_COUNT 20
|
|
#define CONFIG_DIAG_ENABLE_NETWORK_VARIABLES 1
|
|
#define CONFIG_DIAG_USE_EXTERNAL_LOG_WRAP 1
|
|
#define CONFIG_ESP_INSIGHTS_ENABLED 1
|
|
#define CONFIG_ESP_INSIGHTS_TRANSPORT_HTTPS 1
|
|
#define CONFIG_ESP_INSIGHTS_TRANSPORT_HTTPS_HOST "https://client.insights.espressif.com"
|
|
#define CONFIG_ESP_INSIGHTS_CLOUD_POST_MIN_INTERVAL_SEC 60
|
|
#define CONFIG_ESP_INSIGHTS_CLOUD_POST_MAX_INTERVAL_SEC 240
|
|
#define CONFIG_ESP_INSIGHTS_META_VERSION_10 1
|
|
#define CONFIG_MAX_EXCHANGE_CONTEXTS 8
|
|
#define CONFIG_MAX_BINDINGS 8
|
|
#define CONFIG_MAX_FABRICS 5
|
|
#define CONFIG_MAX_PEER_NODES 16
|
|
#define CONFIG_MAX_UNSOLICITED_MESSAGE_HANDLERS 8
|
|
#define CONFIG_ENABLE_PERSIST_SUBSCRIPTIONS 1
|
|
#define CONFIG_DISPATCH_EVENT_LONG_DISPATCH_TIME_WARNING_THRESHOLD_MS 700
|
|
#define CONFIG_ENABLE_CHIP_DATA_MODEL 1
|
|
#define CONFIG_MAX_GROUP_ENDPOINTS_PER_FABRIC 1
|
|
#define CONFIG_MAX_GROUPS_PER_FABRIC_PER_ENDPOINT 4
|
|
#define CONFIG_MAX_GROUP_KEYS_PER_FABRIC 3
|
|
#define CONFIG_NUM_TCP_ENDPOINTS 8
|
|
#define CONFIG_NUM_UDP_ENDPOINTS 8
|
|
#define CONFIG_MAX_CONNECTIONS 8
|
|
#define CONFIG_DEFAULT_INCOMING_CONNECTION_IDLE_TIMEOUT 15000
|
|
#define CONFIG_ENABLE_ROUTE_HOOK 1
|
|
#define CONFIG_ENABLE_LWIP_THREAD_SAFETY 1
|
|
#define CONFIG_NUM_TIMERS 32
|
|
#define CONFIG_CHIP_ENABLE_PAIRING_AUTOSTART 1
|
|
#define CONFIG_CHIP_PROJECT_CONFIG ""
|
|
#define CONFIG_CHIP_TASK_STACK_SIZE 8192
|
|
#define CONFIG_CHIP_TASK_PRIORITY 1
|
|
#define CONFIG_MAX_EVENT_QUEUE_SIZE 40
|
|
#define CONFIG_DEVICE_VENDOR_ID 0xFFF1
|
|
#define CONFIG_DEVICE_PRODUCT_ID 0x8000
|
|
#define CONFIG_DEFAULT_DEVICE_HARDWARE_VERSION 0
|
|
#define CONFIG_DEVICE_SOFTWARE_VERSION_NUMBER 0
|
|
#define CONFIG_DEVICE_TYPE 0
|
|
#define CONFIG_ENABLE_CHIPOBLE 1
|
|
#define CONFIG_BLE_DEVICE_NAME_PREFIX "MATTER-"
|
|
#define CONFIG_BLE_FAST_ADVERTISING_INTERVAL_MIN 40
|
|
#define CONFIG_BLE_FAST_ADVERTISING_INTERVAL_MAX 40
|
|
#define CONFIG_BLE_SLOW_ADVERTISING_INTERVAL_MIN 800
|
|
#define CONFIG_BLE_SLOW_ADVERTISING_INTERVAL_MAX 800
|
|
#define CONFIG_CHIPOBLE_SINGLE_CONNECTION 1
|
|
#define CONFIG_CHIPOBLE_ENABLE_ADVERTISING_AUTOSTART 0
|
|
#define CONFIG_USE_BLE_ONLY_FOR_COMMISSIONING 1
|
|
#define CONFIG_ENABLE_MATTER_OVER_THREAD 1
|
|
#define CONFIG_THREAD_TASK_STACK_SIZE 5120
|
|
#define CONFIG_ENABLE_SERVICE_DIRECTORY_TIME_SYNC 1
|
|
#define CONFIG_SERVICE_PROVISIONING_ENDPOINT_ID 0x18B4300200000010
|
|
#define CONFIG_SERVICE_PROVISIONING_CONNECTIVITY_TIMEOUT 10000
|
|
#define CONFIG_SERVICE_PROVISIONING_REQUEST_TIMEOUT 10000
|
|
#define CONFIG_RENDEZVOUS_WAIT_FOR_COMMISSIONING_COMPLETE 0
|
|
#define CONFIG_MAX_PERMIT_LIST_SIZE 20
|
|
#define CONFIG_USE_TEST_SERIAL_NUMBER "TEST_SN"
|
|
#define CONFIG_ENABLE_TEST_SETUP_PARAMS 1
|
|
#define CONFIG_TEST_EVENT_TRIGGER_ENABLED 1
|
|
#define CONFIG_TEST_EVENT_TRIGGER_ENABLE_KEY "00112233445566778899aabbccddeeff"
|
|
#define CONFIG_ENABLE_WIFI_TELEMETRY 1
|
|
#define CONFIG_EVENT_LOGGING_CRIT_BUFFER_SIZE 4096
|
|
#define CONFIG_EVENT_LOGGING_INFO_BUFFER_SIZE 1024
|
|
#define CONFIG_EVENT_LOGGING_DEBUG_BUFFER_SIZE 1024
|
|
#define CONFIG_CHIP_CONFIG_IM_PRETTY_PRINT 1
|
|
#define CONFIG_CHIP_LOG_DEFAULT_LEVEL_EQUALS_LOG_DEFAULT_LEVEL 1
|
|
#define CONFIG_CHIP_LOG_DEFAULT_LEVEL 1
|
|
#define CONFIG_CHIP_FACTORY_NAMESPACE_PARTITION_LABEL "nvs"
|
|
#define CONFIG_CHIP_CONFIG_NAMESPACE_PARTITION_LABEL "nvs"
|
|
#define CONFIG_CHIP_COUNTERS_NAMESPACE_PARTITION_LABEL "nvs"
|
|
#define CONFIG_CHIP_KVS_NAMESPACE_PARTITION_LABEL "nvs"
|
|
#define CONFIG_CHIP_DISCOVERY_TIMEOUT_SECS 900
|
|
#define CONFIG_MRP_LOCAL_ACTIVE_RETRY_INTERVAL_FOR_THREAD 800
|
|
#define CONFIG_MRP_LOCAL_IDLE_RETRY_INTERVAL_FOR_THREAD 800
|
|
#define CONFIG_MRP_RETRY_INTERVAL_SENDER_BOOST_FOR_THREAD 500
|
|
#define CONFIG_MRP_MAX_RETRANS 4
|
|
#define CONFIG_THREAD_NETWORK_COMMISSIONING_DRIVER 1
|
|
#define CONFIG_THREAD_NETWORK_ENDPOINT_ID 0
|
|
#define CONFIG_ESP_MATTER_MAX_DEVICE_TYPE_COUNT 16
|
|
#define CONFIG_ESP_MATTER_ATTRIBUTE_BUFFER_LARGEST 259
|
|
#define CONFIG_ESP_MATTER_NVS_PART_NAME "nvs"
|
|
#define CONFIG_ESP_MATTER_DEFERRED_ATTR_PERSISTENCE_TIME_MS 3000
|
|
#define CONFIG_EXAMPLE_DAC_PROVIDER 1
|
|
#define CONFIG_EXAMPLE_COMMISSIONABLE_DATA_PROVIDER 1
|
|
#define CONFIG_EXAMPLE_DEVICE_INSTANCE_INFO_PROVIDER 1
|
|
#define CONFIG_NONE_DEVICE_INFO_PROVIDER 1
|
|
#define CONFIG_ESP_MATTER_MAX_DYNAMIC_ENDPOINT_COUNT 16
|
|
#define CONFIG_ESP_MATTER_MODE_SELECT_CLUSTER_ENDPOINT_COUNT 0
|
|
#define CONFIG_ESP_MATTER_TEMPERATURE_CONTROL_CLUSTER_ENDPOINT_COUNT 0
|
|
#define CONFIG_ESP_MATTER_SCENES_TABLE_SIZE 16
|
|
#define CONFIG_ESP_MATTER_BINDING_TABLE_SIZE 10
|
|
#define CONFIG_ESP_MATTER_UNICAST_MESSAGE_COUNT 10
|
|
#define CONFIG_ESP_MATTER_MEM_ALLOC_MODE_DEFAULT 1
|
|
#define CONFIG_ESP_MATTER_ENABLE_DATA_MODEL 1
|
|
#define CONFIG_ESP_MATTER_ENABLE_MATTER_SERVER 1
|
|
#define CONFIG_ESP_MATTER_ENABLE_OPENTHREAD 1
|
|
#define CONFIG_SUPPORT_ACCESS_CONTROL_CLUSTER 1
|
|
#define CONFIG_SUPPORT_ACCOUNT_LOGIN_CLUSTER 1
|
|
#define CONFIG_SUPPORT_ACTIVATED_CARBON_FILTER_MONITORING_CLUSTER 1
|
|
#define CONFIG_SUPPORT_ADMINISTRATOR_COMMISSIONING_CLUSTER 1
|
|
#define CONFIG_SUPPORT_AIR_QUALITY_CLUSTER 1
|
|
#define CONFIG_SUPPORT_APPLICATION_BASIC_CLUSTER 1
|
|
#define CONFIG_SUPPORT_APPLICATION_LAUNCHER_CLUSTER 1
|
|
#define CONFIG_SUPPORT_AUDIO_OUTPUT_CLUSTER 1
|
|
#define CONFIG_SUPPORT_BASIC_INFORMATION_CLUSTER 1
|
|
#define CONFIG_SUPPORT_BINDING_CLUSTER 1
|
|
#define CONFIG_SUPPORT_BOOLEAN_STATE_CONFIGURATION_CLUSTER 1
|
|
#define CONFIG_SUPPORT_BRIDGED_DEVICE_BASIC_INFORMATION_CLUSTER 1
|
|
#define CONFIG_SUPPORT_CARBON_DIOXIDE_CONCENTRATION_MEASUREMENT_CLUSTER 1
|
|
#define CONFIG_SUPPORT_CARBON_MONOXIDE_CONCENTRATION_MEASUREMENT_CLUSTER 1
|
|
#define CONFIG_SUPPORT_CHANNEL_CLUSTER 1
|
|
#define CONFIG_SUPPORT_COLOR_CONTROL_CLUSTER 1
|
|
#define CONFIG_SUPPORT_COMMISSIONER_CONTROL_CLUSTER 1
|
|
#define CONFIG_SUPPORT_CONTENT_LAUNCHER_CLUSTER 1
|
|
#define CONFIG_SUPPORT_CONTENT_CONTROL_CLUSTER 1
|
|
#define CONFIG_SUPPORT_CONTENT_APP_OBSERVER_CLUSTER 1
|
|
#define CONFIG_SUPPORT_DESCRIPTOR_CLUSTER 1
|
|
#define CONFIG_SUPPORT_DEVICE_ENERGY_MANAGEMENT_CLUSTER 1
|
|
#define CONFIG_SUPPORT_DEVICE_ENERGY_MANAGEMENT_MODE_CLUSTER 1
|
|
#define CONFIG_SUPPORT_DIAGNOSTIC_LOGS_CLUSTER 1
|
|
#define CONFIG_SUPPORT_DISHWASHER_ALARM_CLUSTER 1
|
|
#define CONFIG_SUPPORT_DISHWASHER_MODE_CLUSTER 1
|
|
#define CONFIG_SUPPORT_MICROWAVE_OVEN_MODE_CLUSTER 1
|
|
#define CONFIG_SUPPORT_DOOR_LOCK_CLUSTER 1
|
|
#define CONFIG_SUPPORT_ECOSYSTEM_INFORMATION_CLUSTER 1
|
|
#define CONFIG_SUPPORT_ELECTRICAL_ENERGY_MEASUREMENT_CLUSTER 1
|
|
#define CONFIG_SUPPORT_ELECTRICAL_POWER_MEASUREMENT_CLUSTER 1
|
|
#define CONFIG_SUPPORT_ENERGY_EVSE_CLUSTER 1
|
|
#define CONFIG_SUPPORT_ENERGY_EVSE_MODE_CLUSTER 1
|
|
#define CONFIG_SUPPORT_ETHERNET_NETWORK_DIAGNOSTICS_CLUSTER 1
|
|
#define CONFIG_SUPPORT_ENERGY_PREFERENCE_CLUSTER 1
|
|
#define CONFIG_SUPPORT_FAN_CONTROL_CLUSTER 1
|
|
#define CONFIG_SUPPORT_FAULT_INJECTION_CLUSTER 1
|
|
#define CONFIG_SUPPORT_FIXED_LABEL_CLUSTER 1
|
|
#define CONFIG_SUPPORT_FORMALDEHYDE_CONCENTRATION_MEASUREMENT_CLUSTER 1
|
|
#define CONFIG_SUPPORT_GENERAL_COMMISSIONING_CLUSTER 1
|
|
#define CONFIG_SUPPORT_GENERAL_DIAGNOSTICS_CLUSTER 1
|
|
#define CONFIG_SUPPORT_GROUPS_CLUSTER 1
|
|
#define CONFIG_SUPPORT_HEPA_FILTER_MONITORING_CLUSTER 1
|
|
#define CONFIG_SUPPORT_GROUP_KEY_MANAGEMENT_CLUSTER 1
|
|
#define CONFIG_SUPPORT_ICD_MANAGEMENT_CLUSTER 1
|
|
#define CONFIG_SUPPORT_IDENTIFY_CLUSTER 1
|
|
#define CONFIG_SUPPORT_KEYPAD_INPUT_CLUSTER 1
|
|
#define CONFIG_SUPPORT_LAUNDRY_WASHER_MODE_CLUSTER 1
|
|
#define CONFIG_SUPPORT_LEVEL_CONTROL_CLUSTER 1
|
|
#define CONFIG_SUPPORT_LOCALIZATION_CONFIGURATION_CLUSTER 1
|
|
#define CONFIG_SUPPORT_LOW_POWER_CLUSTER 1
|
|
#define CONFIG_SUPPORT_MEDIA_INPUT_CLUSTER 1
|
|
#define CONFIG_SUPPORT_MEDIA_PLAYBACK_CLUSTER 1
|
|
#define CONFIG_SUPPORT_MICROWAVE_OVEN_CONTROL_CLUSTER 1
|
|
#define CONFIG_SUPPORT_MESSAGES_CLUSTER 1
|
|
#define CONFIG_SUPPORT_MODE_SELECT_CLUSTER 1
|
|
#define CONFIG_SUPPORT_NETWORK_COMMISSIONING_CLUSTER 1
|
|
#define CONFIG_SUPPORT_NITROGEN_DIOXIDE_CONCENTRATION_MEASUREMENT_CLUSTER 1
|
|
#define CONFIG_SUPPORT_SAMPLE_MEI_CLUSTER 1
|
|
#define CONFIG_SUPPORT_OCCUPANCY_SENSING_CLUSTER 1
|
|
#define CONFIG_SUPPORT_ON_OFF_CLUSTER 1
|
|
#define CONFIG_SUPPORT_POWER_TOPOLOGY_CLUSTER 1
|
|
#define CONFIG_SUPPORT_OPERATIONAL_CREDENTIALS_CLUSTER 1
|
|
#define CONFIG_SUPPORT_OPERATIONAL_STATE_CLUSTER 1
|
|
#define CONFIG_SUPPORT_OPERATIONAL_STATE_OVEN_CLUSTER 1
|
|
#define CONFIG_SUPPORT_OPERATIONAL_STATE_RVC_CLUSTER 1
|
|
#define CONFIG_SUPPORT_OTA_SOFTWARE_UPDATE_PROVIDER_CLUSTER 1
|
|
#define CONFIG_SUPPORT_OTA_SOFTWARE_UPDATE_REQUESTOR_CLUSTER 1
|
|
#define CONFIG_SUPPORT_OVEN_MODE_CLUSTER 1
|
|
#define CONFIG_SUPPORT_OZONE_CONCENTRATION_MEASUREMENT_CLUSTER 1
|
|
#define CONFIG_SUPPORT_PM10_CONCENTRATION_MEASUREMENT_CLUSTER 1
|
|
#define CONFIG_SUPPORT_PM1_CONCENTRATION_MEASUREMENT_CLUSTER 1
|
|
#define CONFIG_SUPPORT_PM2_5_CONCENTRATION_MEASUREMENT_CLUSTER 1
|
|
#define CONFIG_SUPPORT_POWER_SOURCE_CLUSTER 1
|
|
#define CONFIG_SUPPORT_POWER_SOURCE_CONFIGURATION_CLUSTER 1
|
|
#define CONFIG_SUPPORT_PUMP_CONFIGURATION_AND_CONTROL_CLUSTER 1
|
|
#define CONFIG_SUPPORT_RADON_CONCENTRATION_MEASUREMENT_CLUSTER 1
|
|
#define CONFIG_SUPPORT_REFRIGERATOR_ALARM_CLUSTER 1
|
|
#define CONFIG_SUPPORT_REFRIGERATOR_AND_TEMPERATURE_CONTROLLED_CABINET_MODE_CLUSTER 1
|
|
#define CONFIG_SUPPORT_RVC_CLEAN_MODE_CLUSTER 1
|
|
#define CONFIG_SUPPORT_RVC_RUN_MODE_CLUSTER 1
|
|
#define CONFIG_SUPPORT_SCENES_CLUSTER 1
|
|
#define CONFIG_SUPPORT_SERVICE_AREA_CLUSTER 1
|
|
#define CONFIG_SUPPORT_SMOKE_CO_ALARM_CLUSTER 1
|
|
#define CONFIG_SUPPORT_SOFTWARE_DIAGNOSTICS_CLUSTER 1
|
|
#define CONFIG_SUPPORT_SWITCH_CLUSTER 1
|
|
#define CONFIG_SUPPORT_TARGET_NAVIGATOR_CLUSTER 1
|
|
#define CONFIG_SUPPORT_TEMPERATURE_CONTROL_CLUSTER 1
|
|
#define CONFIG_SUPPORT_THERMOSTAT_CLUSTER 1
|
|
#define CONFIG_SUPPORT_THERMOSTAT_USER_INTERFACE_CONFIGURATION_CLUSTER 1
|
|
#define CONFIG_SUPPORT_THREAD_BORDER_ROUTER_MANAGEMENT_CLUSTER 1
|
|
#define CONFIG_SUPPORT_THREAD_NETWORK_DIAGNOSTICS_CLUSTER 1
|
|
#define CONFIG_SUPPORT_THREAD_NETWORK_DIRECTORY_CLUSTER 1
|
|
#define CONFIG_SUPPORT_TIME_FORMAT_LOCALIZATION_CLUSTER 1
|
|
#define CONFIG_SUPPORT_TIME_SYNCHRONIZATION_CLUSTER 1
|
|
#define CONFIG_SUPPORT_TIMER_CLUSTER 1
|
|
#define CONFIG_SUPPORT_TVOC_CONCENTRATION_MEASUREMENT_CLUSTER 1
|
|
#define CONFIG_SUPPORT_UNIT_TESTING_CLUSTER 1
|
|
#define CONFIG_SUPPORT_USER_LABEL_CLUSTER 1
|
|
#define CONFIG_SUPPORT_VALVE_CONFIGURATION_AND_CONTROL_CLUSTER 1
|
|
#define CONFIG_SUPPORT_WAKE_ON_LAN_CLUSTER 1
|
|
#define CONFIG_SUPPORT_LAUNDRY_WASHER_CONTROLS_CLUSTER 1
|
|
#define CONFIG_SUPPORT_LAUNDRY_DRYER_CONTROLS_CLUSTER 1
|
|
#define CONFIG_SUPPORT_WIFI_NETWORK_DIAGNOSTICS_CLUSTER 1
|
|
#define CONFIG_SUPPORT_WIFI_NETWORK_MANAGEMENT_CLUSTER 1
|
|
#define CONFIG_SUPPORT_WINDOW_COVERING_CLUSTER 1
|
|
#define CONFIG_SUPPORT_WATER_HEATER_MANAGEMENT_CLUSTER 1
|
|
#define CONFIG_SUPPORT_WATER_HEATER_MODE_CLUSTER 1
|
|
#define CONFIG_ESP_MATTER_AGGREGATOR_ENDPOINT_COUNT 1
|
|
#define CONFIG_ESP_MATTER_BRIDGE_INFO_PART_NAME "nvs"
|
|
#define CONFIG_ESP_MATTER_CONSOLE_TASK_STACK 2048
|
|
#define CONFIG_ESP_MATTER_CONSOLE_MAX_COMMANDS 10
|
|
#define CONFIG_ESP_MODEM_CMUX_DEFRAGMENT_PAYLOAD 1
|
|
#define CONFIG_ESP_MODEM_USE_INFLATABLE_BUFFER_IF_NEEDED 1
|
|
#define CONFIG_ESP_MODEM_CMUX_DELAY_AFTER_DLCI_SETUP 0
|
|
#define CONFIG_ESP_MODEM_C_API_STR_MAX 128
|
|
#define CONFIG_ESP_MODEM_USE_PPP_MODE 1
|
|
#define CONFIG_ESP_SECURE_CERT_DS_PERIPHERAL 1
|
|
#define CONFIG_MDNS_MAX_INTERFACES 3
|
|
#define CONFIG_MDNS_MAX_SERVICES 10
|
|
#define CONFIG_MDNS_TASK_PRIORITY 1
|
|
#define CONFIG_MDNS_ACTION_QUEUE_LEN 16
|
|
#define CONFIG_MDNS_TASK_STACK_SIZE 4096
|
|
#define CONFIG_MDNS_TASK_AFFINITY_CPU0 1
|
|
#define CONFIG_MDNS_TASK_AFFINITY 0x0
|
|
#define CONFIG_MDNS_TASK_CREATE_FROM_INTERNAL 1
|
|
#define CONFIG_MDNS_MEMORY_ALLOC_INTERNAL 1
|
|
#define CONFIG_MDNS_SERVICE_ADD_TIMEOUT_MS 2000
|
|
#define CONFIG_MDNS_TIMER_PERIOD_MS 100
|
|
#define CONFIG_MDNS_ENABLE_CONSOLE_CLI 1
|
|
#define CONFIG_MDNS_MULTIPLE_INSTANCE 1
|
|
#define CONFIG_MDNS_PREDEF_NETIF_STA 1
|
|
#define CONFIG_MDNS_PREDEF_NETIF_AP 1
|
|
#define CONFIG_MDNS_PREDEF_NETIF_ETH 1
|
|
#define CONFIG_NETWORK_PROV_NETWORK_TYPE_WIFI 1
|
|
#define CONFIG_NETWORK_PROV_SCAN_MAX_ENTRIES 16
|
|
#define CONFIG_NETWORK_PROV_AUTOSTOP_TIMEOUT 30
|
|
#define CONFIG_NETWORK_PROV_BLE_SEC_CONN 1
|
|
#define CONFIG_NETWORK_PROV_WIFI_STA_ALL_CHANNEL_SCAN 1
|
|
#define CONFIG_ESP_RMAKER_LIB_ESP_MQTT 1
|
|
#define CONFIG_ESP_RMAKER_MQTT_GLUE_LIB 1
|
|
#define CONFIG_ESP_RMAKER_MQTT_PORT_443 1
|
|
#define CONFIG_ESP_RMAKER_MQTT_PORT 1
|
|
#define CONFIG_ESP_RMAKER_MQTT_SEND_USERNAME 1
|
|
#define CONFIG_ESP_RMAKER_MQTT_PRODUCT_NAME "RMDev"
|
|
#define CONFIG_ESP_RMAKER_MQTT_PRODUCT_VERSION "1x0"
|
|
#define CONFIG_ESP_RMAKER_MQTT_PRODUCT_SKU "EX00"
|
|
#define CONFIG_ESP_RMAKER_MQTT_USE_CERT_BUNDLE 1
|
|
#define CONFIG_ESP_RMAKER_MAX_MQTT_SUBSCRIPTIONS 10
|
|
#define CONFIG_ESP_RMAKER_MQTT_KEEP_ALIVE_INTERVAL 120
|
|
#define CONFIG_ESP_RMAKER_NETWORK_OVER_WIFI 1
|
|
#define CONFIG_ESP_RMAKER_WORK_QUEUE_TASK_STACK 4096
|
|
#define CONFIG_ESP_RMAKER_WORK_QUEUE_TASK_PRIORITY 5
|
|
#define CONFIG_ESP_RMAKER_FACTORY_PARTITION_NAME "fctry"
|
|
#define CONFIG_ESP_RMAKER_FACTORY_NAMESPACE "rmaker_creds"
|
|
#define CONFIG_ESP_RMAKER_DEF_TIMEZONE "Asia/Shanghai"
|
|
#define CONFIG_ESP_RMAKER_SNTP_SERVER_NAME "pool.ntp.org"
|
|
#define CONFIG_ESP_RMAKER_MAX_COMMANDS 10
|
|
#define CONFIG_LITTLEFS_MAX_PARTITIONS 3
|
|
#define CONFIG_LITTLEFS_PAGE_SIZE 256
|
|
#define CONFIG_LITTLEFS_OBJ_NAME_LEN 64
|
|
#define CONFIG_LITTLEFS_READ_SIZE 128
|
|
#define CONFIG_LITTLEFS_WRITE_SIZE 128
|
|
#define CONFIG_LITTLEFS_LOOKAHEAD_SIZE 128
|
|
#define CONFIG_LITTLEFS_CACHE_SIZE 512
|
|
#define CONFIG_LITTLEFS_BLOCK_CYCLES 512
|
|
#define CONFIG_LITTLEFS_USE_MTIME 1
|
|
#define CONFIG_LITTLEFS_MTIME_USE_SECONDS 1
|
|
#define CONFIG_LITTLEFS_MALLOC_STRATEGY_DEFAULT 1
|
|
#define CONFIG_LITTLEFS_ASSERTS 1
|
|
|
|
/* List of deprecated options */
|
|
#define CONFIG_APP_ROLLBACK_ENABLE CONFIG_BOOTLOADER_APP_ROLLBACK_ENABLE
|
|
#define CONFIG_BROWNOUT_DET CONFIG_ESP_BROWNOUT_DET
|
|
#define CONFIG_BROWNOUT_DET_LVL CONFIG_ESP_BROWNOUT_DET_LVL
|
|
#define CONFIG_BROWNOUT_DET_LVL_SEL_7 CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7
|
|
#define CONFIG_BT_NIMBLE_ACL_BUF_COUNT CONFIG_BT_NIMBLE_TRANSPORT_ACL_FROM_LL_COUNT
|
|
#define CONFIG_BT_NIMBLE_ACL_BUF_SIZE CONFIG_BT_NIMBLE_TRANSPORT_ACL_SIZE
|
|
#define CONFIG_BT_NIMBLE_COEX_PHY_CODED_TX_RX_TLIM_DIS CONFIG_BT_LE_COEX_PHY_CODED_TX_RX_TLIM_DIS
|
|
#define CONFIG_BT_NIMBLE_HCI_EVT_BUF_SIZE CONFIG_BT_NIMBLE_TRANSPORT_EVT_SIZE
|
|
#define CONFIG_BT_NIMBLE_HCI_EVT_HI_BUF_COUNT CONFIG_BT_NIMBLE_TRANSPORT_EVT_COUNT
|
|
#define CONFIG_BT_NIMBLE_HCI_EVT_LO_BUF_COUNT CONFIG_BT_NIMBLE_TRANSPORT_EVT_DISCARD_COUNT
|
|
#define CONFIG_BT_NIMBLE_MSYS1_BLOCK_COUNT CONFIG_BT_NIMBLE_MSYS_1_BLOCK_COUNT
|
|
#define CONFIG_BT_NIMBLE_SM_SC_LVL CONFIG_BT_NIMBLE_SM_LVL
|
|
#define CONFIG_BT_NIMBLE_TASK_STACK_SIZE CONFIG_BT_NIMBLE_HOST_TASK_STACK_SIZE
|
|
#define CONFIG_COMPILER_OPTIMIZATION_LEVEL_RELEASE CONFIG_COMPILER_OPTIMIZATION_SIZE
|
|
#define CONFIG_CONSOLE_UART CONFIG_ESP_CONSOLE_UART
|
|
#define CONFIG_CONSOLE_UART_BAUDRATE CONFIG_ESP_CONSOLE_UART_BAUDRATE
|
|
#define CONFIG_CONSOLE_UART_DEFAULT CONFIG_ESP_CONSOLE_UART_DEFAULT
|
|
#define CONFIG_CONSOLE_UART_NUM CONFIG_ESP_CONSOLE_UART_NUM
|
|
#define CONFIG_CXX_EXCEPTIONS CONFIG_COMPILER_CXX_EXCEPTIONS
|
|
#define CONFIG_CXX_EXCEPTIONS_EMG_POOL_SIZE CONFIG_COMPILER_CXX_EXCEPTIONS_EMG_POOL_SIZE
|
|
#define CONFIG_ESP32_APPTRACE_DEST_NONE CONFIG_APPTRACE_DEST_NONE
|
|
#define CONFIG_ESP32_APPTRACE_LOCK_ENABLE CONFIG_APPTRACE_LOCK_ENABLE
|
|
#define CONFIG_ESP32_COREDUMP_CHECKSUM_CRC32 CONFIG_ESP_COREDUMP_CHECKSUM_CRC32
|
|
#define CONFIG_ESP32_COREDUMP_DATA_FORMAT_ELF CONFIG_ESP_COREDUMP_DATA_FORMAT_ELF
|
|
#define CONFIG_ESP32_CORE_DUMP_MAX_TASKS_NUM CONFIG_ESP_COREDUMP_MAX_TASKS_NUM
|
|
#define CONFIG_ESP32_CORE_DUMP_STACK_SIZE CONFIG_ESP_COREDUMP_STACK_SIZE
|
|
#define CONFIG_ESP32_ENABLE_COREDUMP CONFIG_ESP_COREDUMP_ENABLE
|
|
#define CONFIG_ESP32_ENABLE_COREDUMP_TO_FLASH CONFIG_ESP_COREDUMP_ENABLE_TO_FLASH
|
|
#define CONFIG_ESP32_PHY_CALIBRATION_AND_DATA_STORAGE CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE
|
|
#define CONFIG_ESP32_PHY_MAX_TX_POWER CONFIG_ESP_PHY_MAX_TX_POWER
|
|
#define CONFIG_ESP32_PHY_MAX_WIFI_TX_POWER CONFIG_ESP_PHY_MAX_WIFI_TX_POWER
|
|
#define CONFIG_ESP32_PTHREAD_STACK_MIN CONFIG_PTHREAD_STACK_MIN
|
|
#define CONFIG_ESP32_PTHREAD_TASK_CORE_DEFAULT CONFIG_PTHREAD_TASK_CORE_DEFAULT
|
|
#define CONFIG_ESP32_PTHREAD_TASK_NAME_DEFAULT CONFIG_PTHREAD_TASK_NAME_DEFAULT
|
|
#define CONFIG_ESP32_PTHREAD_TASK_PRIO_DEFAULT CONFIG_PTHREAD_TASK_PRIO_DEFAULT
|
|
#define CONFIG_ESP32_PTHREAD_TASK_STACK_SIZE_DEFAULT CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT
|
|
#define CONFIG_ESP32_REDUCE_PHY_TX_POWER CONFIG_ESP_PHY_REDUCE_TX_POWER
|
|
#define CONFIG_ESP32_WIFI_AMPDU_RX_ENABLED CONFIG_ESP_WIFI_AMPDU_RX_ENABLED
|
|
#define CONFIG_ESP32_WIFI_AMPDU_TX_ENABLED CONFIG_ESP_WIFI_AMPDU_TX_ENABLED
|
|
#define CONFIG_ESP32_WIFI_CACHE_TX_BUFFER_NUM CONFIG_ESP_WIFI_CACHE_TX_BUFFER_NUM
|
|
#define CONFIG_ESP32_WIFI_CSI_ENABLED CONFIG_ESP_WIFI_CSI_ENABLED
|
|
#define CONFIG_ESP32_WIFI_DYNAMIC_RX_BUFFER_NUM CONFIG_ESP_WIFI_DYNAMIC_RX_BUFFER_NUM
|
|
#define CONFIG_ESP32_WIFI_ENABLED CONFIG_ESP_WIFI_ENABLED
|
|
#define CONFIG_ESP32_WIFI_ENABLE_WPA3_OWE_STA CONFIG_ESP_WIFI_ENABLE_WPA3_OWE_STA
|
|
#define CONFIG_ESP32_WIFI_ENABLE_WPA3_SAE CONFIG_ESP_WIFI_ENABLE_WPA3_SAE
|
|
#define CONFIG_ESP32_WIFI_MGMT_SBUF_NUM CONFIG_ESP_WIFI_MGMT_SBUF_NUM
|
|
#define CONFIG_ESP32_WIFI_NVS_ENABLED CONFIG_ESP_WIFI_NVS_ENABLED
|
|
#define CONFIG_ESP32_WIFI_RX_BA_WIN CONFIG_ESP_WIFI_RX_BA_WIN
|
|
#define CONFIG_ESP32_WIFI_SOFTAP_BEACON_MAX_LEN CONFIG_ESP_WIFI_SOFTAP_BEACON_MAX_LEN
|
|
#define CONFIG_ESP32_WIFI_STATIC_RX_BUFFER_NUM CONFIG_ESP_WIFI_STATIC_RX_BUFFER_NUM
|
|
#define CONFIG_ESP32_WIFI_STATIC_TX_BUFFER CONFIG_ESP_WIFI_STATIC_TX_BUFFER
|
|
#define CONFIG_ESP32_WIFI_STATIC_TX_BUFFER_NUM CONFIG_ESP_WIFI_STATIC_TX_BUFFER_NUM
|
|
#define CONFIG_ESP32_WIFI_SW_COEXIST_ENABLE CONFIG_ESP_COEX_SW_COEXIST_ENABLE
|
|
#define CONFIG_ESP32_WIFI_TX_BA_WIN CONFIG_ESP_WIFI_TX_BA_WIN
|
|
#define CONFIG_ESP32_WIFI_TX_BUFFER_TYPE CONFIG_ESP_WIFI_TX_BUFFER_TYPE
|
|
#define CONFIG_ESP_GRATUITOUS_ARP CONFIG_LWIP_ESP_GRATUITOUS_ARP
|
|
#define CONFIG_ESP_SYSTEM_BROWNOUT_INTR CONFIG_ESP_BROWNOUT_USE_INTR
|
|
#define CONFIG_ESP_SYSTEM_PM_POWER_DOWN_CPU CONFIG_PM_POWER_DOWN_CPU_IN_LIGHT_SLEEP
|
|
#define CONFIG_ESP_TASK_WDT CONFIG_ESP_TASK_WDT_INIT
|
|
#define CONFIG_ESP_WIFI_SW_COEXIST_ENABLE CONFIG_ESP_COEX_SW_COEXIST_ENABLE
|
|
#define CONFIG_FLASHMODE_QIO CONFIG_ESPTOOLPY_FLASHMODE_QIO
|
|
#define CONFIG_GARP_TMR_INTERVAL CONFIG_LWIP_GARP_TMR_INTERVAL
|
|
#define CONFIG_GDBSTUB_MAX_TASKS CONFIG_ESP_GDBSTUB_MAX_TASKS
|
|
#define CONFIG_GDBSTUB_SUPPORT_TASKS CONFIG_ESP_GDBSTUB_SUPPORT_TASKS
|
|
#define CONFIG_INT_WDT CONFIG_ESP_INT_WDT
|
|
#define CONFIG_INT_WDT_TIMEOUT_MS CONFIG_ESP_INT_WDT_TIMEOUT_MS
|
|
#define CONFIG_IPC_TASK_STACK_SIZE CONFIG_ESP_IPC_TASK_STACK_SIZE
|
|
#define CONFIG_LOG_BOOTLOADER_LEVEL CONFIG_BOOTLOADER_LOG_LEVEL
|
|
#define CONFIG_LOG_BOOTLOADER_LEVEL_ERROR CONFIG_BOOTLOADER_LOG_LEVEL_ERROR
|
|
#define CONFIG_MAIN_TASK_STACK_SIZE CONFIG_ESP_MAIN_TASK_STACK_SIZE
|
|
#define CONFIG_MB_CONTROLLER_NOTIFY_QUEUE_SIZE CONFIG_FMB_CONTROLLER_NOTIFY_QUEUE_SIZE
|
|
#define CONFIG_MB_CONTROLLER_NOTIFY_TIMEOUT CONFIG_FMB_CONTROLLER_NOTIFY_TIMEOUT
|
|
#define CONFIG_MB_CONTROLLER_STACK_SIZE CONFIG_FMB_CONTROLLER_STACK_SIZE
|
|
#define CONFIG_MB_EVENT_QUEUE_TIMEOUT CONFIG_FMB_EVENT_QUEUE_TIMEOUT
|
|
#define CONFIG_MB_MASTER_DELAY_MS_CONVERT CONFIG_FMB_MASTER_DELAY_MS_CONVERT
|
|
#define CONFIG_MB_MASTER_TIMEOUT_MS_RESPOND CONFIG_FMB_MASTER_TIMEOUT_MS_RESPOND
|
|
#define CONFIG_MB_QUEUE_LENGTH CONFIG_FMB_QUEUE_LENGTH
|
|
#define CONFIG_MB_SERIAL_BUF_SIZE CONFIG_FMB_SERIAL_BUF_SIZE
|
|
#define CONFIG_MB_SERIAL_TASK_PRIO CONFIG_FMB_PORT_TASK_PRIO
|
|
#define CONFIG_MB_SERIAL_TASK_STACK_SIZE CONFIG_FMB_PORT_TASK_STACK_SIZE
|
|
#define CONFIG_MB_TIMER_PORT_ENABLED CONFIG_FMB_TIMER_PORT_ENABLED
|
|
#define CONFIG_MONITOR_BAUD CONFIG_ESPTOOLPY_MONITOR_BAUD
|
|
#define CONFIG_NEWLIB_STDIN_LINE_ENDING_CR CONFIG_LIBC_STDIN_LINE_ENDING_CR
|
|
#define CONFIG_NEWLIB_STDOUT_LINE_ENDING_CRLF CONFIG_LIBC_STDOUT_LINE_ENDING_CRLF
|
|
#define CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT
|
|
#define CONFIG_NIMBLE_ATT_PREFERRED_MTU CONFIG_BT_NIMBLE_ATT_PREFERRED_MTU
|
|
#define CONFIG_NIMBLE_CRYPTO_STACK_MBEDTLS CONFIG_BT_NIMBLE_CRYPTO_STACK_MBEDTLS
|
|
#define CONFIG_NIMBLE_ENABLED CONFIG_BT_NIMBLE_ENABLED
|
|
#define CONFIG_NIMBLE_GAP_DEVICE_NAME_MAX_LEN CONFIG_BT_NIMBLE_GAP_DEVICE_NAME_MAX_LEN
|
|
#define CONFIG_NIMBLE_L2CAP_COC_MAX_NUM CONFIG_BT_NIMBLE_L2CAP_COC_MAX_NUM
|
|
#define CONFIG_NIMBLE_MAX_BONDS CONFIG_BT_NIMBLE_MAX_BONDS
|
|
#define CONFIG_NIMBLE_MAX_CCCDS CONFIG_BT_NIMBLE_MAX_CCCDS
|
|
#define CONFIG_NIMBLE_MAX_CONNECTIONS CONFIG_BT_NIMBLE_MAX_CONNECTIONS
|
|
#define CONFIG_NIMBLE_MEM_ALLOC_MODE_INTERNAL CONFIG_BT_NIMBLE_MEM_ALLOC_MODE_INTERNAL
|
|
#define CONFIG_NIMBLE_NVS_PERSIST CONFIG_BT_NIMBLE_NVS_PERSIST
|
|
#define CONFIG_NIMBLE_PINNED_TO_CORE CONFIG_BT_NIMBLE_PINNED_TO_CORE
|
|
#define CONFIG_NIMBLE_ROLE_BROADCASTER CONFIG_BT_NIMBLE_ROLE_BROADCASTER
|
|
#define CONFIG_NIMBLE_ROLE_CENTRAL CONFIG_BT_NIMBLE_ROLE_CENTRAL
|
|
#define CONFIG_NIMBLE_ROLE_OBSERVER CONFIG_BT_NIMBLE_ROLE_OBSERVER
|
|
#define CONFIG_NIMBLE_ROLE_PERIPHERAL CONFIG_BT_NIMBLE_ROLE_PERIPHERAL
|
|
#define CONFIG_NIMBLE_RPA_TIMEOUT CONFIG_BT_NIMBLE_RPA_TIMEOUT
|
|
#define CONFIG_NIMBLE_SM_LEGACY CONFIG_BT_NIMBLE_SM_LEGACY
|
|
#define CONFIG_NIMBLE_SM_SC CONFIG_BT_NIMBLE_SM_SC
|
|
#define CONFIG_NIMBLE_SVC_GAP_APPEARANCE CONFIG_BT_NIMBLE_SVC_GAP_APPEARANCE
|
|
#define CONFIG_NIMBLE_SVC_GAP_DEVICE_NAME CONFIG_BT_NIMBLE_SVC_GAP_DEVICE_NAME
|
|
#define CONFIG_NIMBLE_TASK_STACK_SIZE CONFIG_BT_NIMBLE_HOST_TASK_STACK_SIZE
|
|
#define CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE
|
|
#define CONFIG_OPTIMIZATION_ASSERTION_LEVEL CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL
|
|
#define CONFIG_OPTIMIZATION_LEVEL_RELEASE CONFIG_COMPILER_OPTIMIZATION_SIZE
|
|
#define CONFIG_PERIPH_CTRL_FUNC_IN_IRAM CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM
|
|
#define CONFIG_POST_EVENTS_FROM_IRAM_ISR CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR
|
|
#define CONFIG_POST_EVENTS_FROM_ISR CONFIG_ESP_EVENT_POST_FROM_ISR
|
|
#define CONFIG_PPP_NOTIFY_PHASE_SUPPORT CONFIG_LWIP_PPP_NOTIFY_PHASE_SUPPORT
|
|
#define CONFIG_PPP_PAP_SUPPORT CONFIG_LWIP_PPP_PAP_SUPPORT
|
|
#define CONFIG_PPP_SUPPORT CONFIG_LWIP_PPP_SUPPORT
|
|
#define CONFIG_REDUCE_PHY_TX_POWER CONFIG_ESP_PHY_REDUCE_TX_POWER
|
|
#define CONFIG_SEMIHOSTFS_MAX_MOUNT_POINTS CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS
|
|
#define CONFIG_SPIRAM_ALLOW_STACK_EXTERNAL_MEMORY CONFIG_FREERTOS_TASK_CREATE_ALLOW_EXT_MEM
|
|
#define CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS
|
|
#define CONFIG_STACK_CHECK CONFIG_COMPILER_STACK_CHECK
|
|
#define CONFIG_STACK_CHECK_NORM CONFIG_COMPILER_STACK_CHECK_MODE_NORM
|
|
#define CONFIG_SUPPORT_TERMIOS CONFIG_VFS_SUPPORT_TERMIOS
|
|
#define CONFIG_SUPPRESS_SELECT_DEBUG_OUTPUT CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT
|
|
#define CONFIG_SW_COEXIST_ENABLE CONFIG_ESP_COEX_SW_COEXIST_ENABLE
|
|
#define CONFIG_SYSTEM_EVENT_QUEUE_SIZE CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE
|
|
#define CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE
|
|
#define CONFIG_TASK_WDT CONFIG_ESP_TASK_WDT_INIT
|
|
#define CONFIG_TASK_WDT_PANIC CONFIG_ESP_TASK_WDT_PANIC
|
|
#define CONFIG_TASK_WDT_TIMEOUT_S CONFIG_ESP_TASK_WDT_TIMEOUT_S
|
|
#define CONFIG_TCPIP_RECVMBOX_SIZE CONFIG_LWIP_TCPIP_RECVMBOX_SIZE
|
|
#define CONFIG_TCPIP_TASK_AFFINITY CONFIG_LWIP_TCPIP_TASK_AFFINITY
|
|
#define CONFIG_TCPIP_TASK_AFFINITY_CPU0 CONFIG_LWIP_TCPIP_TASK_AFFINITY_CPU0
|
|
#define CONFIG_TCPIP_TASK_STACK_SIZE CONFIG_LWIP_TCPIP_TASK_STACK_SIZE
|
|
#define CONFIG_TCP_MAXRTX CONFIG_LWIP_TCP_MAXRTX
|
|
#define CONFIG_TCP_MSL CONFIG_LWIP_TCP_MSL
|
|
#define CONFIG_TCP_MSS CONFIG_LWIP_TCP_MSS
|
|
#define CONFIG_TCP_OVERSIZE_MSS CONFIG_LWIP_TCP_OVERSIZE_MSS
|
|
#define CONFIG_TCP_QUEUE_OOSEQ CONFIG_LWIP_TCP_QUEUE_OOSEQ
|
|
#define CONFIG_TCP_RECVMBOX_SIZE CONFIG_LWIP_TCP_RECVMBOX_SIZE
|
|
#define CONFIG_TCP_SND_BUF_DEFAULT CONFIG_LWIP_TCP_SND_BUF_DEFAULT
|
|
#define CONFIG_TCP_SYNMAXRTX CONFIG_LWIP_TCP_SYNMAXRTX
|
|
#define CONFIG_TCP_WND_DEFAULT CONFIG_LWIP_TCP_WND_DEFAULT
|
|
#define CONFIG_TIMER_QUEUE_LENGTH CONFIG_FREERTOS_TIMER_QUEUE_LENGTH
|
|
#define CONFIG_TIMER_TASK_PRIORITY CONFIG_FREERTOS_TIMER_TASK_PRIORITY
|
|
#define CONFIG_TIMER_TASK_STACK_DEPTH CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH
|
|
#define CONFIG_TIMER_TASK_STACK_SIZE CONFIG_ESP_TIMER_TASK_STACK_SIZE
|
|
#define CONFIG_UDP_RECVMBOX_SIZE CONFIG_LWIP_UDP_RECVMBOX_SIZE
|
|
#define CONFIG_WARN_WRITE_STRINGS CONFIG_COMPILER_WARN_WRITE_STRINGS
|
|
#define CONFIG_WPA_MBEDTLS_CRYPTO CONFIG_ESP_WIFI_MBEDTLS_CRYPTO
|
|
#define CONFIG_WPA_MBEDTLS_TLS_CLIENT CONFIG_ESP_WIFI_MBEDTLS_TLS_CLIENT
|
|
#define CONFIG_ARDUINO_IDF_COMMIT "87912cd291"
|
|
#define CONFIG_ARDUINO_IDF_BRANCH "release/v5.5"
|