pioduino/esp-idf
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fix(soc): update breakpoint nums on c5 and h4

Browse Source
This commit is contained in:
Chen Jichang
2025-12-16 12:10:19 +08:00
committed by morris
parent 79cd306023
commit 2ff54ff5c5
4 changed files with 8 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files
components/soc/esp32c5/include/soc/Kconfig.soc_caps.in
+2 -2
View File
@@ -453,11 +453,11 @@ config SOC_BRANCH_PREDICTOR_SUPPORTED
config SOC_CPU_BREAKPOINTS_NUM
int
default 4
default 3
config SOC_CPU_WATCHPOINTS_NUM
int
default 4
default 3
config SOC_CPU_WATCHPOINT_MAX_REGION_SIZE
hex
components/soc/esp32c5/include/soc/soc_caps.h
+2 -2
View File
@@ -165,8 +165,8 @@
#define SOC_INT_HW_NESTED_SUPPORTED 1 // Support for hardware interrupts nesting
#define SOC_BRANCH_PREDICTOR_SUPPORTED 1
#define SOC_CPU_BREAKPOINTS_NUM 4
#define SOC_CPU_WATCHPOINTS_NUM 4
#define SOC_CPU_BREAKPOINTS_NUM 3
#define SOC_CPU_WATCHPOINTS_NUM 3
#define SOC_CPU_WATCHPOINT_MAX_REGION_SIZE 0x100 // bytes
#define SOC_CPU_HAS_PMA 1
components/soc/esp32h4/include/soc/Kconfig.soc_caps.in
+2 -2
View File
@@ -125,11 +125,11 @@ config SOC_CPU_COPROC_NUM
config SOC_CPU_BREAKPOINTS_NUM
int
default 4
default 3
config SOC_CPU_WATCHPOINTS_NUM
int
default 4
default 3
config SOC_CPU_WATCHPOINT_MAX_REGION_SIZE
hex
components/soc/esp32h4/include/soc/soc_caps.h
+2 -2
View File
@@ -156,8 +156,8 @@
#define SOC_CPU_HAS_FPU_EXT_ILL_BUG 0 // EXT_ILL CSR doesn't support FLW/FSW
#define SOC_CPU_COPROC_NUM 2
#define SOC_CPU_BREAKPOINTS_NUM 4
#define SOC_CPU_WATCHPOINTS_NUM 4
#define SOC_CPU_BREAKPOINTS_NUM 3
#define SOC_CPU_WATCHPOINTS_NUM 3
#define SOC_CPU_WATCHPOINT_MAX_REGION_SIZE 0x80000000 // bytes
#define SOC_CPU_HAS_PMA 1